1.2 The DE2-115 Board Assembly ...................................................................................................................5
1.3 Getting Help ...............................................................................................................................................6
Chapter 2
Introduction of the Altera DE2‐115 Board .......................................... 7
2.1 Layout and Components.............................................................................................................................7
2.2 Block Diagram of the DE2-115 Board .......................................................................................................9
2.3 Power-up the DE2-115 Board ..................................................................................................................12
Chapter 3
DE2‐115 Control Panel ..................................................................... 14
3.1 Control Panel Setup..................................................................................................................................14
3.2 Controlling the LEDs, 7-segment Displays and LCD Display ..............................................................16
3.3 Switches and Push-buttons .......................................................................................................................18
3.4 SDRAM/SRAM/EEPROM/Flash Controller and Program-mer ..............................................................19
3.5 USB Monitoring .......................................................................................................................................21
3.11 IR Receiver .............................................................................................................................................26
3.12 Overall Structure of the DE2-115 Control Panel....................................................................................27
Chapter 4
Using the DE2‐115 Board ................................................................. 29
4.1 Configuring the Cyclone IV E FPGA.......................................................................................................29
4.2 Using Push-buttons and Switches ............................................................................................................32
1
4.3 Using LEDs ..............................................................................................................................................34
4.4 Using the 7-segment Displays ..................................................................................................................36
4.6 Using the LCD Module ............................................................................................................................39
4.7 High Speed Mezzanine Card ....................................................................................................................40
4.8 Using the Expansion Header ....................................................................................................................45
4.9 Using 14-pin General Purpose I/O Connector..........................................................................................50
4.10 Using VGA.............................................................................................................................................51
4.11 Using the 24-bit Audio CODEC .............................................................................................................53
4.12 RS-232 Serial Port..................................................................................................................................54
4.13 PS/2 Serial Port ......................................................................................................................................55
4.15 TV Decoder ............................................................................................................................................59
4.16 Implementing a TV Encoder ..................................................................................................................60
4.17 Using the USB Interface.........................................................................................................................61
4.18 Using IR .................................................................................................................................................62
4.19 Using SRAM/SDRAM/FLASH/EEPROM/SD Card .............................................................................63
Chapter 5
DE2‐115 System Builder................................................................... 70
5.2 General Design Flow................................................................................................................................70
5.3 Using DE2-115 System Builder ...............................................................................................................71
Chapter 6
Examples of Advanced Demonstrations ........................................... 77
6.2 TV Box Demonstration ............................................................................................................................78
6.3 USB Paintbrush ........................................................................................................................................80
6.4 USB Device ..............................................................................................................................................82
6.5 A Karaoke Machine ..................................................................................................................................84
6.7 SD Card Music Player ..............................................................................................................................89
As the title says, I see that there is an option to automatically compile to open-drain in Q2, but I don't know how to set the IO to open-drain input.Not sure if there is such a function?...
I have been learning about SDRAM recently, and some materials say that "when issuing the SelfRefresh command, CKE is set to an invalid state, and the SR mode is entered. At this time, it no longer rel...
I am a newbie, and I want to make a phase-locked amplifier with a reference signal frequency of 5MHz~7MHz. I have checked some information but still have no idea. Can any expert give me some advice?...
[color=#000][backcolor=rgb(209, 217, 226)][font=Simsun]I saw a friend saying that he wanted to use spi3 but the configuration was not working. He uploaded a SPI3 program using the ENC28J60 network mod...
This is my own design of 51 single-chip learning development board, which can be used for primary and intermediate single-chip enthusiasts to learn and experiment. It contains almost all the basic exp...
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
