EEWORLDEEWORLDEEWORLD

Part Number

Search

EDJ1108EJBG-JS-F

Description
Differential clock inputs
File Size504KB,32 Pages
ManufacturerELPIDA
Websitehttp://www.elpida.com/en
Download Datasheet Compare View All

EDJ1108EJBG-JS-F Overview

Differential clock inputs

COVER
PRELIMINARY DATA SHEET
1G bits DDR3L SDRAM
EDJ1108EJBG (128M words
×
8 bits)
EDJ1116EJBG (64M words
×
16 bits)
Specifications
• Density: 1G bits
• Organization
— 16M words
×
8 bits
×
8 banks (EDJ1108EJBG)
— 8M words
×
16 bits
×
8 banks (EDJ1116EJBG)
• Package
— 78-ball FBGA (EDJ1108EJBG)
— 96-ball FBGA (EDJ1116EJBG)
— Lead-free (RoHS compliant) and Halogen-free
• Power supply: 1.35V (typ)
— VDD = 1.283V to 1.45V
— Backward compatible for VDD, VDDQ
= 1.5V
±
0.075V
• Data rate
— 1866Mbps/1600Mbps/1333Mbps (max)
• 1KB page size (EDJ1108EJBG)
— Row address: A0 to A13
— Column address: A0 to A9
• 2KB page size (EDJ1116EJBG)
— Row address: A0 to A12
— Column address: A0 to A9
• Eight internal banks for concurrent operation
• Burst length (BL): 8 and 4 with Burst Chop (BC)
• Burst type (BT):
— Sequential (8, 4 with BC)
— Interleave (8, 4 with BC)
• /CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 13
• /CAS Write Latency (CWL): 5, 6, 7, 8, 9
• Precharge: auto precharge option for each burst
access
• Driver strength: RZQ/7, RZQ/6 (RZQ = 240Ω)
• Refresh: auto-refresh, self-refresh
• Refresh cycles
— Average refresh period
7.8µs at 0°C
TC
+85°C
3.9µs at +85°C < TC
+95°C
• Operating case temperature range
— TC = 0°C to +95°C
Features
• Double-data-rate architecture: two data transfers per
clock cycle
• The high-speed data transfer is realized by the 8 bits
prefetch pipelined architecture
• Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
• DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
• Differential clock inputs (CK and /CK)
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
• Data mask (DM) for write data
• Posted /CAS by programmable additive latency for
better command and data bus efficiency
• On-Die Termination (ODT) for better signal quality
— Synchronous ODT
— Dynamic ODT
— Asynchronous ODT
• Multi Purpose Register (MPR) for pre-defined pattern
read out
• ZQ calibration for DQ drive and ODT
• /RESET pin for Power-up sequence and reset function
• SRT range:
— Normal/extended
• Programmable Output driver impedance control
• Seamless BL4 access with bank-grouping
— Applied only for DDR3-1333 and 1600
Document. No. E1949E11 (Ver. 1.1)
Date Published September 2012 (K) Japan
Printed in Japan
URL: http://www.elpida.com
©
Elpida Memory, Inc. 2012

EDJ1108EJBG-JS-F Related Products

EDJ1108EJBG-JS-F EDJ1108EJBG EDJ1108EJBG-DJ-F EDJ1108EJBG-GN-F EDJ1116EJBG-DJ-F EDJ1116EJBG-GN-F EDJ1116EJBG-JS-F
Description Differential clock inputs Differential clock inputs Differential clock inputs Differential clock inputs Differential clock inputs Differential clock inputs Differential clock inputs
Easy Power Game Experience
[b]Experiences of playing the Easy Power Supply game[/b][align=left][color=#000][backcolor=rgb(255,255,255)]At first, I had only a little understanding of the power supply circuit, but didn’t pay much...
damiaa Analogue and Mixed Signal
I would like to ask if the experts know the component library resources of 3554am in ad... I downloaded many component libraries but couldn't find it
I need help with the component library, because I am used to building the circuit in multisim... After building it, I found that I couldn't find the components and couldn't make the board...
lllllu PCB Design
Has anyone used the MARVELL8686 WIFI module?
Has anyone used the MARVELL8686 WIFI module?...
edwinzhu Embedded System
Newcomer Registration
I'm new here, please take care of me....
okmijn Talking
PI experts give some advice on LED lamp driver design
Australia has taken the lead in banning the use of incandescent lamps, which has opened the prelude to the large-scale popularization of LED lamps. In addition, as EU countries, Japan, Canada and othe...
qwqwqw2088 Power technology
Questions about the use of TL431
As shown in the figure below: ZJ8V voltage is 8V, VSTAND voltage should be 5V, but the actual voltage is 2.96V. When R113 is removed and R112 is short-circuited, the voltage is 2.5V, which is normal....
ena Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1467  2801  1670  681  1540  30  57  34  14  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号