531MB53M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB53M0000DGR

531MB53M0000DGR: DescriptionLVPECL Output Clock Oscillator, 53MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB53M0000DGR Overview

LVPECL Output Clock Oscillator, 53MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB53M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	53 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase phase loss alarm light circuit

SL-322 integrated circuit multi-function protection circuit a

Positive and negative asymmetric waveform bipolar peak output circuit

Sound and light clock

Pocket switching power supply charger circuit

Fully built-in caller ID chip circuit

【Signal Processing】FPGA Implementation of Inverse Discrete Cosine Transform in MPEG Video Decoding: Inverse Discrete Cosine Transform (IDCT) is an important part of MPEG video decoding . The FPGA structure of two-dimensional inverse discrete cosine transform is realized by using the method of row-co...; hangsky FPGA/CPLD

Advice for middle-aged engineers: Having worked as an engineer for more than a decade, I have experienced many ups and downs, and I feel that the fate of middle-aged engineers is even more worrying. Therefore, I want to write "Advice ...; eeleader FPGA/CPLD

How to scale and move images in Evc: Now I want to zoom in and out a picture by clicking the zoom button; select a square on the picture to enlarge the size of the square area; and move the picture. It is similar to the image manager tha...; xingyuezhaoyang Embedded System

After installing SQLCE2.0, do I need to install ADOCE3.1?: As the title says. I installed Wince 4.2 and EVC4.0. I installed POCKET PC2003SDK and simulator. Later I installed SQLCE2.0. But I can't find files like adoce31.dll in my pocketpc folder. I referred t...; lylnk Embedded System

[Help] or the problem of concurrent connections: The platform I use is winCE5.0. The program is written in VC++. The purpose is to read pictures from the server and perform slide show locally. --------------------------------------------------------...; flcqzc Embedded System

I don't know what usnprintf is used for: I just started learning M3 and I'm using the board given by TI. When I read the code, I often see the function usnprintf(). I checked the function manual and it says it's a simplified version of print...; yuanzhiqian Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components