EEWORLDEEWORLDEEWORLD

Part Number

Search

B28BJSBN01

Description
Self Bias Network
File Size426KB,2 Pages
ManufacturerDILABS
Websitehttp://www.dilabs.com/
Download Datasheet View All

B28BJSBN01 Overview

Self Bias Network

Self Bias Network
Functional Application
Benefits
Wireless communication modules
MIC broadband high gain RF/Microwave modules
Bias line voltage divider and integrated decoupling capacitor
Physical Characteristics
Improves gain flatness and stability in GaAs FET
Simplifies assembly with 1 component
Miniature size: .020 x .034 (.5mm x .86mm)
Equivalent Schem atic Representation
Typical application requires 2 networks
Recom m ended M ounting:The
self Bias N etwork should be
mounted with fully metalized side down directly on the RF
ground plane for best performance.
Product N um ber I
dentification
B
Product
B=Bias N etwork
28
Width
28
BJ
Material
BJ+/-15% TC
SBN 01
N etwork Type
Physical Characteristics
Typical Application
Custom N etworks can be designed per customer specification. Please consult factory for additional information or special requirements.
21
Share some jokes from the IT industry
1. Q: How do you know that the electrical engineer you are talking to is an extrovert? A: He will stare at your shoes instead of his own when he talks to you. 2.3....
mmmllb Talking
S-shaped naked body in the snow and ice, please help from experts: Bluetooth simulated serial port problem
Hardware environment: Dopod smartphone with Bluetooth. Software environment: Smartphone. Program trunk: 1.g_hComDevice= RegisterDevice (L"COM", ComIndex, L"btd.dll", (DWORD)&pp); //Create a virtual se...
safasfasffsa Embedded System
The DIY smart home control part is about to be released, if you are interested, please sign up
Today I discussed with Xiaoyang and other main designers, and asked them to help check it again to ensure the smooth progress of our first project.This is the overall solution for smart home:Smart Hom...
soso DIY/Open Source Hardware
UltraEdit's SystemVerilog keyword settings sharing
The SystemVerilog part is at the end of the file (starting with /L15). Everyone has different idiomatic languages. If you only need to add the SystemVerilog part and keep other settings, just copy thi...
eeleader FPGA/CPLD
Problems encountered in PCI Express design
Use Spartan-6 to make a simple PCIE communication board. When generating the PCIE IP core, open up BAR0 as 128 bytes of IO space, and then directly use the generated reference design to generate the b...
eeleader FPGA/CPLD
The process of 51 single-chip microcomputer executing instructions [Original]
In order to deepen the understanding of 51 single-chip microcomputer instructions for beginners, the process of instruction execution is now described in detail here, hoping to inspire you! The proces...
fdsifhdui 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 76  911  271  2533  1939  2  19  6  51  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号