531MB465M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB465M000DGR

531MB465M000DGR: DescriptionLVPECL Output Clock Oscillator, 465MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB465M000DGR Overview

LVPECL Output Clock Oscillator, 465MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB465M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	465 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

DW16M-630 type demagnetization switch DC control circuit

Feed control circuit with positioning clamping

Electric fan simulated gust speed regulator circuit diagram with randomly changing period

Simple zero-crossing power regulator circuit

Thyristor trigger circuit using programmable unijunction transistor

NXP Cortex development board free application: Request a Trial...; savagezx NXP MCU

You want too much: I heard from a newly married Shanghai man that many couples of marriageable age have not yet married because they have not yet found a wedding house. With the current housing prices in Beijing and Sha...; unbj Talking

December 6, 10:00 AM Award-winning Live Broadcast: How to use Microchip security solutions to protect IoT devices: [align=left][b][font=微软雅黑][size=4][backcolor=deepskyblue][color=#ffffff]Live Topic: [/color][/backcolor][/size][/font][/b][/align][align=left][font=微软雅黑][size=4]How to use Microchip security solutions...; EEWORLD社区 RF/Wirelessly

Is there any PCB expert who can give me some advice? ? ? ? ?: I want to ask, what is the difference between pads and vias in PCB? Must there be a via in the middle of a pad? When drawing a PCB diagram and making your own components, should I use the pads in the ...; xiaohanfirst Embedded System

Ask the great gods for advice: A customer of mine sent me a PCB file and said he used P cad 2006 software, but our engineer uses Protel 99 and cannot open it. What should I do? Any advice?...; 673396167 PCB Design

TI store offers you great gifts for Chinese Valentine's Day - 50% off for LaunchPad development boards, 10% off for various tools,...: [align=center][b][font=微软雅黑][size=3][color=#000000]Good gifts for Chinese Valentine's Day, TI store offers you "benefits"[/color][/size][/font][/b][/align][align=center][font=微软雅黑][size=3][color=#0000...; eric_wang Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components