CB22222009 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> CB22222009

CB22222009: DescriptionBarrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s); CategoryThe connector; File Size246KB，6 Pages; ManufacturerEaton

Download Datasheet Parametric View All

CB22222009 Overview

Barrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s)

CB22222009 Parametric

Parameter Name	Attribute value
Maker	Eaton
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	SAFETY APPROVAL: UL 94V-0, THERMOPLASTIC
Fastening method	SCREW
Manufacturer's serial number	CB2000
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	20
Rated current	30 A
Rated voltage	300 V
safety certificate	UL; CSA; CE; IEC
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	12 AWG

Preview

Download Datasheet

View All

MAGNUM

Series A2000, LP2000 & CB2000

Single Row Terminal Blocks

Single & Double Row

Filtered Connectors

A20510807WR

Euro-MAG Series

PCB – Spring Clamp

SPECIFICATIONS

Rating:

A2: 30A, 300V*

LP2: 30A, 150V*

CB2: 30A, 300V*

Center Spacing:

.375” or 3/8” (9.52 mm)

LP202110

Wire Range:

#12-22 AWG CU

Screw Size:

#6-32 zinc plated philslot

Torque Rating:

9 in-lb.

Base:

Standoffs standard for easy flux washing

Distance Between Barriers:

.32” (8.1 mm)

Recommended PCB Hole Diameter:

.076” (1.93 mm)

Operating Temperature:

105°C (221°F) max., -40°C (-40°F) min.

Molded Material:

Black, UL Rated 94V0 Thermoplastic

Breakdown Voltage:

3400V (A2 & LP2); 4100V (CB2).

Agency Information:

UL/CSA; IEC Compliance;

CE Certified

*30A Rating achieved with a #10 copper wire crimped to a ring terminal.;

20A Rating without ring terminal.

CB20210507

A2000 & LP2000 Series

.375

(9.53)

.15

(3.8)

dia.

.65

(16.5)

Poles

MOUNTING

ENDS

ONLY

Mount Ctrs.

Length

1.13

1.50

1.88

2.25

2.63

3.00

3.38

3.75

4.13

4.50

4.88

5.25

5.63

6.00

6.38

6.75

7.13

7.50

7.88

8.25

8.63

9.00

9.38

9.75

10.13

10.50

10.88

11.25

11.63

1.56

1.93

2.30

2.68

3.06

3.43

3.81

4.18

4.56

4.93

5.31

5.69

6.06

6.43

6.81

7.18

7.56

7.93

8.31

8.68

9.06

9.43

9.81

10.18

10.56

10.93

11.31

11.68

12.05

BARRIER &

MOUNTING

ENDS

Pole Ctrs.

.38

.75

1.13

1.50

1.88

2.25

2.63

3.00

3.38

3.75

4.13

4.50

4.88

5.25

5.63

6.00

6.38

6.75

7.13

7.50

7.88

8.25

8.63

9.00

9.38

9.75

10.13

10.50

10.88

11.25

11.63

BARRIER

ENDS

ONLY

Length

.81

1.18

1.56

1.93

2.31

2.68

3.06

3.43

3.81

4.18

4.56

4.93

5.31

5.68

6.06

6.43

6.81

7.18

7.56

7.93

8.31

8.68

9.06

9.43

9.81

10.18

10.55

10.93

11.31

11.68

12.05

Mount End

Barrier End

Base & Rail Mount

Connectors

.76 (19.3)

.40

(10.2)

.565 (14.35)

on LP2000

Mount Centers

Pole Centers

Mount End

Barrier End

.02

(.5)

CB2000 Series

.19

(4.8)

dia.

Power Distribution Blocks

.375

(9.53)

.70

(17.8)

.32

(8.1)

Mount End

Barrier End

.60

(15.2)

WIRE MANAGEMENT PRODUCTS

* Dimensions in inches. To convert to millimeters, multiply by 25.4.

Mount Centers

Pole Centers

Mount End

Barrier End

.02

(.5)

Recommended Resources

Solar power panel circuit diagram

Heavy load starting thermal relay protection circuit 2

Programmable lantern circuit

Circuit to obtain the maximum value of the data group

GDC-1 photoelectric speed sensor circuit

Flash music gyro circuit

My opinion on blocking and non-blocking assignments in FPGA Verilog language: [size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...; Aguilera DSP and ARM Processors

[RVB2601 creative application development] lite LED controller: [i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...; iysheng XuanTie RISC-V Activity Zone

DM642 external SDRAM connection problem: The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...; ysulzw DSP and ARM Processors

EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security: CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...; dongcuipin Talking

Zhixin Zhaoge takes you to learn FPGA_100-day journey_digital tube design: [b]Zhixinzhaoge takes you to learn FPGA_100-day journey_digital tube design[/b][b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Dahuige0614[/size]. If you need to rep...; 大辉哥0614 FPGA/CPLD

【Design Tools】VHDL Hands-on Manual (Based on Xilinx ISE & ModelSim): ISE software operation and ModelSim configuration 2Create a new project 3 Create a VHDL source file skeleton 4. Generate a design using the Counter Template Wizard 5. Simulation 6. Create Testbench Wa...; GONGHCU FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components