BR9021B datasheet, PDF - EEWORLD Datasheet

BR9021B: DescriptionEEPROM, 128X16, Serial, CMOS, PDIP8, DIP-8; Categorystorage storage; File Size360KB，12 Pages; ManufacturerROHM Semiconductor; Websitehttps://www.rohm.com/

Download Datasheet Parametric Compare View All

BR9021B Overview

EEPROM, 128X16, Serial, CMOS, PDIP8, DIP-8

Parameter Name	Attribute value
Maker	ROHM Semiconductor
Parts packaging code	DIP
package instruction	DIP,
Contacts	8
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	AUTOMATIC WRITE; TTL COMPATIBLE I/O; 100000 ERASE/WRITE CYCLES; DATA RETENTION = 10 YEARS
Maximum clock frequency (fCLK)	0.25 MHz
Data retention time - minimum	10
JESD-30 code	R-PDIP-T8
length	9.3 mm
memory density	2048 bit
Memory IC Type	EEPROM
memory width	16
Number of functions	1
Number of terminals	8
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
organize	128X16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	SERIAL
Certification status	Not Qualified
Maximum seat height	3.7 mm
Serial bus type	4-WIRE
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Maximum write cycle time (tWC)	20 ms

	BR9021B	BR9021BF
Description	EEPROM, 128X16, Serial, CMOS, PDIP8, DIP-8	EEPROM, 128X16, Serial, CMOS, PDSO8, SOP-8
Parts packaging code	DIP	SOIC
package instruction	DIP,	LSOP,
Contacts	8	8
Reach Compliance Code	unknown	unknown
ECCN code	EAR99	EAR99
Other features	AUTOMATIC WRITE; TTL COMPATIBLE I/O; 100000 ERASE/WRITE CYCLES; DATA RETENTION = 10 YEARS	AUTOMATIC WRITE; TTL COMPATIBLE I/O; 100000 ERASE/WRITE CYCLES; DATA RETENTION = 10 YEARS
Maximum clock frequency (fCLK)	0.25 MHz	0.25 MHz
Data retention time - minimum	10	10
JESD-30 code	R-PDIP-T8	R-PDSO-G8
length	9.3 mm	5 mm
memory density	2048 bit	2048 bit
Memory IC Type	EEPROM	EEPROM
memory width	16	16
Number of functions	1	1
Number of terminals	8	8
word count	128 words	128 words
character code	128	128
Operating mode	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C
Minimum operating temperature	-20 °C	-20 °C
organize	128X16	128X16
Output characteristics	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	LSOP
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE, LOW PROFILE
Parallel/Serial	SERIAL	SERIAL
Certification status	Not Qualified	Not Qualified
Maximum seat height	3.7 mm	1.6 mm
Serial bus type	4-WIRE	4-WIRE
Maximum supply voltage (Vsup)	5.5 V	5.5 V
Minimum supply voltage (Vsup)	2.7 V	2.7 V
Nominal supply voltage (Vsup)	5 V	5 V
surface mount	NO	YES
technology	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	GULL WING
Terminal pitch	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL
width	7.62 mm	4.4 mm
Maximum write cycle time (tWC)	20 ms	20 ms

Toshiba Photorelay Evaluation - Dynamic Characteristics Test: [size=4]Continuing from the previous article[/size] [size=4], let's test the dynamic characteristics of the TLP3547F photorelay:[/size] [size=4] [/size] [size=4]1. Photocoupler relay response speed te...; tianshuihu Toshiba Photorelays TLP3547 Review

FPGA_100 Days Journey_Electronic Piano Design: FPGA_100 Days Journey_Electronic Piano Design.pdf...; zxopenljx FPGA/CPLD

Convert ALLEGRO package to PADS package or AD package: Program functions: Convert ALLEGRO package to PADS package or AD package, and use ALLEGRO to create PADS or AD package. This tool can facilitate the creation of packages for design engineers who use m...; yepeda PCB Design

Implementing ethercat and ethernet simultaneously on TMDSICE3359: Hello, Can the following application be implemented on TMDSICE3359? Port0: ethercat Port1: ethernet...; zhangyuechun Analogue and Mixed Signal

LPC54102 Camera-based Tracking Car Summary: First of all, I would like to thank NXP for providing such a board for everyone to try and learn, and I would also like to thank the forum for providing such a platform. This is the first time I write...; supermiao123 NXP MCU

Looking for colleagues who are good at FPGA algorithms: I recently started using FPGA to develop image algorithms. I just started learning FPGA and don’t know where to start. Please give me some advice... I would be very grateful......; yuechenping FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components