EEWORLDEEWORLDEEWORLD

Part Number

Search

TLSD-17-D-2.00-01-L-RW

Description
Interconnection Device
CategoryThe connector    The connector   
File Size294KB,3 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Download Datasheet Parametric View All

TLSD-17-D-2.00-01-L-RW Overview

Interconnection Device

TLSD-17-D-2.00-01-L-RW Parametric

Parameter NameAttribute value
MakerSAMTEC
Reach Compliance Codecompliant
Connector typeINTERCONNECTION DEVICE
REVISION A
TLSD-XX-X-XX.XX-01-X-XXX
No OF POSITIONS
-03, -04, -05, -07, -08,
-10, -12, 13, -15, -17,
-20, -22, -25
OPTIONS
-N: NOTCH
-BXX: BREAK OUT
-PXX: POLARIZE MATING
-RW: REVERSE WIRING
-RN1: REVERSE NOTCH
END 1
-RN2: REVERSE NOTCH
END 2
-SR: STRAIN RELIEF
-DXX: DAISY CHAINED
-R: REVERSED CONNECTOR
(ONLY AVAILABLE WITH -DXX)
-M: MIDDLE REVERSED CONNECTOR
(ONLY AVAILABLE WITH -DXX)
-O: OUTSIDE REVERSED CONNECTOR
(ONLY AVAILABLE WITH -DXX)
DO NOT
SCALE FROM
THIS PRINT
END ASSEMBLY
-S: SINGLE (SEE FIG. 2)
-D: DOUBLE (SEE FIG. 1)
ASSEMBLY LENGTH
(2.00 [50.8] MIN)
LEAD STYLE
A
XX.XX .125
[XX.XX x 25.4 3.175]
C2
PLATING SPECIFICATION
-L: LIGHT SELECTIVE GOLD
-F: FLASH SELECTIVE GOLD
NO. OF POS. X .07874 +.205
[NO. OF POS. X 2.00 + 5.21]
REF
END 1
BLACK WIRE TO SIDE OF
FIRST POSITION INDICATOR
END 2
.345±.010 8.76±0.25
.010 0.25 MAX.
CABLE OVERHANG
(TYP)
TLMC-XX-D
TCB-50
SUB-TLSD-XX-01-X-X-XXX
NOTCH DENOTES FIRST POSITION
TLSD-XX-D-XX.XX-01-X
A
NOTES:
1.
C
REPRESENTS A CRITICAL DIMENSION.
2. ALL ASSEMBLIES TO BE 100 % ELECTRONICALLY TESTED
FOR SHORTS AND OPENS.
3. ALL ASSEMBLIES TO BE 100 % HI-POT TESTED AT 800V.
FIG. 1
XX.XX .125
[XX.XX x 25.4 3.175]
UNLESS OTHERWISE SPECIFIED,
DIMENSIONS ARE IN INCHES.
TOLERANCES ARE:
DECIMALS
PROPRIETARY NOTE
THIS DOCUMENT CONTAINS INFORMATION
CONFIDENTIAL AND PROPRIETARY TO
SAMTEC, INC. AND SHALL NOT BE REPRODUCED
OR TRANSFERRED TO OTHER DOCUMENTS OR
DISCLOSED TO OTHERS OR USED FOR ANY
PURPOSE OTHER THAN THAT WHICH IT WAS
OBTAINED WITHOUT THE EXPRESSED WRITTEN
CONSENT OF SAMTEC, INC.
.XX: .01 [0.3]
2
.XXX: .005 [0.13]
.XXXX: .0020 [0.051]
ANGLES
520 PARK EAST BLVD, NEW ALBANY, IN 47150
PHONE: 812-944-6733
FAX: 812-948-5047
e-Mail: info@SAMTEC.com
code: 55322
DESCRIPTION:
DWG. NO.
MATERIAL:
DO NOT SCALE DRAWING
SHEET SCALE: 2:1
TLSD-XX-S-XX.XX-01-X
(SAME AS FIG. 1 EXCEPT AS SHOWN)
FIG. 2
INSULATOR: CELANEX 3300, COLOR: BLACK
CONTACT: PHOS BRONZE
MAX FLASH ALLOWED: .002[0.05]
MAX GATE VESTIGE: .002[0.05]
c:\enterprisevault\DWG\MISC\MKTG\TLSD-XX-X-XX.XX-01-X-XXX-MKT.SLDDRW
2mm DBL ROW FEMALE LOW COST IDC ASSEMBLY
BY:
LENNY K
TLSD-XX-X-XX.XX-01-X-XXX
2/16/07
SHEET
1
OF
3
Newbie urgent help…How to use STC series to generate frequency adjustable square wave? ????? ????? ????
[size=5][color=red]The microcontroller model is STC 12C5A60S2. How can I program it to output a 4KHz-5KHz square wave with an amplitude of 1V and variable frequency? The 4X4 button requires that after...
ejobs 51mcu
LM Flash programmer cannot be used after installation
After downloading and installing TI's programmer software, click the icon to run it, and the "0xxxxxxxxxxx" instruction references the "0x0xxxxxxxxx" memory, which cannot be read.In this case, you can...
colarence Microcontroller MCU
The schematic diagram is correct but the result is wrong. Please help me.
As the title says, the schematic and rule check are correct, but the production PCB has many wires that are not connected. Can I connect them myself?...
freeNathaniel PCB Design
Notice on organizing the 2009 National Undergraduate Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i][size=4][b][color=red]Introduction:[/color][/b]The National Undergraduate Electronic Design Competition (2009-2012) Organizing Committe...
open82977352 Electronics Design Contest
How to use synplify to synthesize a project with a core generator to generate IP?
I used synplify to synthesize a project with an ISE IP core, added properties to make it a black box, and when I checked it in synplify, it was successfully synthesized as a black box, as shown in the...
eeleader FPGA/CPLD
Please help me find where is the error in this code
module example1(equal); output equal; reg a,b; reg equal; initial begin a=0; b=0;#100 a=0;b=1; #100 b=1;b=1; #100 a=1;b=0; #100 $stop; end compare compare1(equal,a,b); endmodule module compare(equal,a...
瓷娃娃 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1620  1165  2607  2611  2678  33  24  53  54  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号