86823-262 datasheet, PDF - EEWORLD Datasheet

86823-262: DescriptionBoard Stacking Connector, 62 Contact(s), 2 Row(s), Male, Straight, Solder Terminal; CategoryThe connector The connector; File Size417KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

86823-262 Overview

Board Stacking Connector, 62 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact completed and terminated	GOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	86823
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	62
UL Flammability Code	94V-0

PDM: Rev:BG

STATUS:

Released

Printed: Apr 20, 2011

My opinion on blocking and non-blocking assignments in FPGA Verilog language: [size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...; Aguilera DSP and ARM Processors

[RVB2601 creative application development] lite LED controller: [i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...; iysheng XuanTie RISC-V Activity Zone

DM642 external SDRAM connection problem: The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...; ysulzw DSP and ARM Processors

EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security: CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...; dongcuipin Talking

Zhixin Zhaoge takes you to learn FPGA_100-day journey_digital tube design: [b]Zhixinzhaoge takes you to learn FPGA_100-day journey_digital tube design[/b][b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Dahuige0614[/size]. If you need to rep...; 大辉哥0614 FPGA/CPLD

【Design Tools】VHDL Hands-on Manual (Based on Xilinx ISE & ModelSim): ISE software operation and ModelSim configuration 2Create a new project 3 Create a VHDL source file skeleton 4. Generate a design using the Counter Template Wizard 5. Simulation 6. Create Testbench Wa...; GONGHCU FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components