EEWORLDEEWORLDEEWORLD

Part Number

Search

530SC1328M00DGR

Description
LVDS Output Clock Oscillator, 1328MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SC1328M00DGR Overview

LVDS Output Clock Oscillator, 1328MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC1328M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1328 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
MSP430 problem help
[color=rgb(0, 0, 0)][font=宋体][size=10pt]This is my first time using a 430 MCU, F149. High speed crystal oscillator 8M, low speed 32K. When I download a program, the message "security fuse **own" appea...
murphy123 Microcontroller MCU
Regarding the oscillation problem of the ground wire in the ultrasonic transmitting circuit, I would like to ask an expert to solve it.
I recently made an ultrasonic detection circuit, but there was a problem in the ultrasonic transmitting circuit. I referred to the transmitting circuit at http://www.vipcn.com/dianzijixie/ceshiceliang...
LQ77630 Embedded System
Entrepreneurship Story
I have been an entrepreneur for 10 years, and I have experienced 9 failures and 1 survival. I have taken advantage and suffered losses, worked hard and been lazy. I am very sad to see that this forum ...
bwandmff FPGA/CPLD
【ATMEL Problem】AT91R40008 does not work properly
AT91R40008 is plugged into FPGA. Currently, the purpose is to create a network port to connect to FPGA, so as to facilitate data transmission and communication with FPGA. The more troublesome thing ab...
eeleader Microchip MCU
Put down the textbook and look at the application circuit of the transistor
The transistor has three working states: cutoff, amplification, and saturation. The amplification state is very knowledgeable and complicated, and is mostly used in integrated chips, such as op amps, ...
可乐zzZ MCU
8259A cascade initialization flow chart
How to draw the initialization flowchart when using 8259A to expand the interrupt function of PC to 8 interrupt inputs on IRQ2? I know how to do it for one chip, but I am not sure how to cascade two c...
rock_17 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2441  226  2232  676  2431  50  5  45  14  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号