EEWORLDEEWORLDEEWORLD

Part Number

Search

DPE128X32V-20I

Description
EEPROM Module, 512KX8, 200ns, Parallel, CMOS, CPGA66, PGA-66
Categorystorage    storage   
File Size586KB,6 Pages
ManufacturerB&B Electronics Manufacturing Company
Download Datasheet Parametric View All

DPE128X32V-20I Overview

EEPROM Module, 512KX8, 200ns, Parallel, CMOS, CPGA66, PGA-66

DPE128X32V-20I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerB&B Electronics Manufacturing Company
Parts packaging codePGA
package instructionPGA, PGA66,11X11
Contacts66
Reach Compliance Codeunknown
ECCN code3A991.B.1.B.1
Maximum access time200 ns
Other featuresCONFIGURABLE AS 128K X 32
Spare memory width16
Data pollingYES
JESD-30 codeS-CPGA-P66
JESD-609 codee0
length27.686 mm
memory density4194304 bit
Memory IC TypeEEPROM MODULE
memory width8
Number of functions1
Number of terminals66
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX8
Output characteristics3-STATE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Encapsulate equivalent codePGA66,11X11
Package shapeSQUARE
Package formGRID ARRAY
page size128 words
Parallel/SerialPARALLEL
power supply5 V
Programming voltage5 V
Certification statusNot Qualified
Maximum seat height7.62 mm
Maximum standby current0.0012 A
Maximum slew rate0.32 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
switch bitNO
width27.686 mm
Maximum write cycle time (tWC)10 ms
4 Megabit CMOS EEPROM
DPE128X32V
DESCRIPTION:
The DPE128X32V is a high-performance Electrically Erasable
and Programmable Read Only Memory (EEPROM) module
and may be organized as 128K X 32, 256K X 16 or 512K X 8.
The module is built with four low-power CMOS 128K X 8
EEPROMs. The four chip enables are used for individual
BWDW* selection. The DPE128X32V is ideally suited for
those computer systems having 16-bit or 32-bit architectures.
The DPE128X32V contains a 128-BWDW page register to
allow writing of up to 128 BWDWs simultaneously. During
a write cycle, the address and 1 to 128 BWDWs of data are
internally latched, freeing the address and data bus for other
operations. Following the initiation of a write cycle, the
module will automatically write the latched data using an
internal control timer. The end of a write cycle can be
detected by DATA Polling of the most significant data bit in
each byte. Once the end of a write cycle has been detected,
a new access for a read or write can begin.
FUNCTIONAL BLOCK DIAGRAM
FEATURES:
Fast Access Times: 120, 150, 200, 250ns
Organizations Available:
128K X 32, 256K X 16 or 512K X 8
Automatic Page Write Operation
Internal Address and Data Latches
Internal Control Timer
Fast Write Cycle Times
Page Write Cycle Time: 10ms maximum
1 to 128 BWDW* Page Write Operation
DATA Polling for END of Write Detection
High Reliability CMOS Technology
Endurance: 10
4
Cycles
Data Retention: 10 years
Single +5V Power Supply,
±10%
Tolerance
CMOS and TTL Compatible Inputs and Outputs
Available with All Semiconductor Components
used to Construct the Module Compliant to
MIL-STD-883; Class B
66-Pin PGA (Grid Array) Package
Same Package as other Versapac Versions
(SRAMs, EPROMs, and Mixed)
PIN NAMES
A0 - A16
I/O0 - I/O31
CE0 - CE3
WE0 - WE3
OE
V
DD
V
SS
N.C.
Address Inputs
Data In/Out
Chip Enables
Write Enables
Output Enable
Power (+5V)
Ground
No Connect
* Byte, Word or Double Word (BWDW).
PIN-OUT DIAGRAM
30A014-25
REV. D
This document contains information on a product that is currently released
to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the
right to change products or specifications herein without prior notice.
1
Please guide me on chip selection
What chip should be used to convert triangle wave to sawtooth wave? The bandwidth should be between 1-10Mhz....
Bellaleaf NXP MCU
(Transfer) Design of isolated full-bridge DC-DC power supply
The full-bridge structure plays a wide role in circuit design. This paper introduces a design of isolated power supply based on full-bridge DC-DC. The half-bridge IGBT board mentioned in the paper has...
qwqwqw2088 Energy Infrastructure?
Lots of gadgets and information
I have browsed over 100 pages of forums these days and found them. I have sorted them out and downloaded what I need....:loveliness:...
newbedeng MCU
A novice who just learned VHDL asks for advice on a program
There are four input data a, b, c, d. First, let A0=0, A1=0, and output y'0'); end if; en:='1'; end if; end if; if Aaa="01" then y'0'); end if; en:='1'; end if; end if; if Aaa="11" then y'0'); end if;...
zimao1988 FPGA/CPLD
Low Power Design in Digital Signal Processing (DSP) Application Systems
With the increasing application of battery-powered systems, many systems, especially portable products, are facing the problem of low-power design, and DSP -based application systems are no exception....
feifei DSP and ARM Processors
How to overcome the challenge of aligning multiple connector groups between PCB boards
By: Kevin Meredith, Product Engineer, Samtec Printed circuit board (PCB) manufacturers are under significant pressure to increase density, shrink footprint, reduce form factor, manage thermal flow, an...
eric_wang Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 154  2031  2727  1724  2371  4  41  55  35  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号