®
RT8167A
Dual Single-Phase PWM Controller for CPU Core/GFX
Power Supply
General Description
The RT8167A is a dual single-phase synchronous Buck
PWM controller with integrated gate drivers, compliant
with Intel VR12/IMVP7 specification. A serial VID (SVID)
interface is built-in in the RT8167A to communicate with
Intel VR12/IMVP7 compliant CPU. The integrated
differential remote output voltage sensing function and
built-in high accuracy DAC achieve accurate output voltage
regulation.
The RT8167A supports VR12/ IMVP7 compatible power
management states and VID on-the-fly function. The
RT8167A operates in two power management states
including DEM in PS2 and Forced-CCM in PS1/PS0.
Richtek's proprietary G-NAVP
TM
(Green Native AVP) makes
AVP (Active Voltage Positioning) design easier and more
robust. By utilizing the G-NAVP
TM
topology, DEM and CCM
efficiency can be improved.
The RT8167A integrates high accuracy ADC for platform
setting functions, such as no-load offset or over current
level. Individual VR ready output signals are provided for
both CORE VR and GFX VR. The IC also features complete
fault protection functions, including over voltage, under
voltage, negative voltage, over current and under voltage
lockout. The RT8167A is available in a WQFN-48L 6x6
small foot print package.
Features
G-NAVP
TM
(Green Native Active Voltage Positioning)
Topology
Dual Output Controller with Two Built-in Gate
Drivers
Serial VID Interface
0.5% DAC Accuracy
Differential Remote Output Voltage Sensing
Built-in ADC for Platform Programming
Diode Emulation Mode (DEM) at Light Load
Condition
Droop Enable/Disable
Fast Transient Response
VR12/IMVP7 Compatible Power Management
States
VR Ready Indicator
Thermal Throttling Indicator
Current Monitor Output
Switching Frequency up to 1MHz per Phase
Protection : OVP, UVP, NVP, OCP, UVLO
Small 48-Lead WQFN Package
RoHS Compliant and Halogen Free
Applications
VR12 / IMVP7 Intel CPU Core Supply
AVP Step-down Converter
Notebook/ Netbook/ Desktop Computer CPU Core
Supply
Marking Information
RT8167AGQW : Product Number
RT8167A
GQW
YMDNN
YMDNN : Date Code
Ordering Information
RT8167A
Package Type
QW : WQFN-48L 6x6 (W-Type)
Lead Plating System
G : Green (Halogen Free and Pb Free)
Note :
Richtek products are :
RoHS compliant and compatible with the current
requirements of IPC/JEDEC J-STD-020.
Suitable for use in SnPb or Pb-free soldering processes.
Copyright
©
2012 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS8167A-00 January 2012
www.richtek.com
1
®
RT8167A
Pin Configurations
(TOP VIEW)
TONSET
BOOT
UGATE
PHASE
LGATE
PVCC
LGATEA
PHASEA
UGATEA
BOOTA
EN
TONSETA
48 47 46 45 44 43 42 41 40 39 38 37
ISEN1P
ISEN1N
COMP
FB
RGND
IMON
IMONFB
DRPEN
OFS
OFSA
GFXPS2
VCC
1
2
3
4
5
6
7
8
9
10
11
12
13 14 15 16 17 18 19 20 21 22 23 24
49
36
35
34
33
32
31
30
29
28
27
26
25
GND
ISENAP
ISENAN
COMPA
FBA
RGNDA
IMONA
IMONFBA
VCLK
VDIO
ALERT
DRPENA
VRA_READY
Functional Pin Description
Pin No.
1
2
3
4
5
6
Pin Name
ISEN1P
ISEN1N
COMP
FB
RGND
IMON
Pin Function
Positive Current Sense Input of CORE VR
Negative Current Sense Input of CORE VR
CORE VR Compensation. This pin is the output node of the error amplifier.
CORE VR Feedback. This is the negative input node of the error amplifier.
Return Ground for CORE VR. This pin is the negative input for differential remote
voltage sensing.
Current Monitor Output of CORE VR. The output voltage V
IMON
of this pin is
proportional to the output current. For digital output current reporting, detailed
V
IMON
is generated by built-in ADC.
This pin is used to externally set the current monitor output gain of CORE VR.
Connect this pin with one resistor R
IMONFB
to CORE VCC_SENSE while IMON pin
is connected to ground with another resistor, R
IMON
. The current monitor output
gain can be set by the ratio of these two resistors.
Droop Enable Mode Setting of CORE VR. An internal 80μA current source is
connected to the DRPEN pin and flows out of this pin for 10μs. Connect this pin to
V
CC
to enable droop function. Connect this pin to GND to disable droop function.
Output Voltage No-Load Offset Setting of CORE VR. Connect to a resistive voltage
divider from V
CC
to GND to set the pin voltage V
OFS
for offset setting. Connect this
pin to GND for no offset setting.
Output Voltage No-Load Offset Setting of GFX VR. Connect to a resistive voltage
divider from V
CC
to GND to set the pin voltage V
OFSA
for offset setting. Connect this
pin to GND for no offset setting.
7
IMONFB
8
DRPEN
9
OFS
10
OFSA
Copyright
©
2012 Richtek Technology Corporation. All rights reserved.
DS8167A-00 January 2012
SETINIA
SETINI
TMPMAX
ICCMAX
ICCMAXA
TSEN
OCSET
TSENA
OCSETA
IBIAS
VRHOT
VR_READY
WQFN-48L 6x6
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
2
®
RT8167A
Pin No.
11
12
13
Pin Name
GFXPS2
VCC
SETINIA
Pin Function
Forced DEM Enable Setting of GFX VR. Connect to V
CC
for forced-DEM setting
and connect to GND for following SVID power state command.
5V Power Supply Input of Controller. Bypass this pin to GND with a 1μF or greater
ceramic capacitor.
Initial Startup Voltage V
INI_GFX
Setting of GFX VR. Connect to a resistive voltage
divider from V
CC
to GND to set the pin voltage V
SETINIA
for GFX VR initial startup
voltage V
INI_GFX
setting. Connect this pin to GND for 0V V
INI_GFX
setting.
Initial Startup Voltage V
INI_CORE
Setting of CORE VR. Connect to a resistive
voltage divider from V
CC
to GND to set the pin voltage V
SETINI
for CORE VR initial
startup voltage V
INI_CORE
setting. Connect this pin to GND for 0V V
INI_CORE
setting.
Maximum Temperature Setting of CORE VR. Connect to a resistive voltage divider
from V
CC
to GND to set the pin voltage V
TMPMAX
for TMPMAX setting.
Maximum Current Setting of CORE VR. Connect to a resistive voltage divider from
V
CC
to GND to set the pin voltage V
ICCMAX
for ICCMAX setting.
Maximum Current Setting of GFX VR. Connect to a resistive voltage divider from
V
CC
to GND to set the pin voltage V
ICCMAXA
for ICCMAXA setting.
Thermal Monitor Sense Pin of CORE VR.
Over Current Protection Setting of CORE VR. Connect to a resistive voltage divider
from V
CC
to GND to set the pin voltage V
OCSET
from 0 to 3.3V for CORE VR over
current protection threshold.
Thermal Monitor Sense Pin of GFX VR.
Over Current Protection Setting of GFX VR. Connect to a resistive voltage divider
from V
CC
to GND to adjust the pin voltage V
OCSETA
from 0 to 3.3V for GFX VR over
current protection threshold.
Internal bias current setting. Connect a 53.6kΩ resistor from IBIAS pin to GND.
Thermal Monitor Output (Active Low). Connect a pull high resistor from VRHOT pin
to 1.05V.
Voltage Ready Indicator of CORE VR. Connect a pull high resistor from
VR_READY pin to 1.05V.
Voltage Ready Indicator GFX VR. Connect a pull high resistor from VRA_READY
pin to 1.05V.
Droop Enable Mode Setting of GFX VR. An internal 80μA current source is
connected to DRPENA pin and flows out of this pin for 10μs. Connect this pin to
V
CC
to enable droop function. Connect this pin to GND to disable droop function.
SVID Alert Pin (Active Low). Connect a 75Ω resistor from ALERT pin to 1.05V.
Controller and CPU Data Transmission Interface. Connecting a 64.9Ω resistor
between VDIO pin to 1.05V.
Synchronous Clock from the CPU. Connect a 64.9Ω resistor from VCLK pin to
1.05V.
This pin is used to externally set the current monitor output gain of GFX VR.
Connect this pin with one resistor R
IMONFBA
to GFX VCC_SENSE while IMON pin
is connected to ground with another resistor R
IMONA
. The current monitor output
gain can be set by the ratio of these two resistors.
Current Monitor Output of GFX VR. The output voltage VIMONA of this pin is
proportional to the output current. For digital output current reporting, detailed
VIMONA is generated by built-in ADC.
14
SETINI
15
16
17
18
19
20
21
22
23
24
25
TMPMAX
ICCMAX
ICCMAXA
TSEN
OCSET
TSENA
OCSETA
IBIAS
VRHOT
VR_READY
VRA_READY
26
27
28
29
DRPENA
ALERT
VDIO
VCLK
30
IMONFBA
31
IMONA
Copyright
©
2012 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS8167A-00 January 2012
www.richtek.com
3
RT8167A
Pin No.
32
33
34
35
36
37
38
39
Pin Name
RGNDA
FBA
COMPA
ISENAN
ISENAP
TONSETA
EN
BOOTA
Pin Function
Return Ground for GFX VR. This pin is the negative input for differential
remote voltage sensing.
GFX VR Feedback. This is the negative input node of the error amplifier.
GFX VR Compensation. This pin is the output node of the error amplifier.
Negative Current Sense Input of GFX VR.
Positive Current Sense Input of GFX VR.
On-Time Setting of GFX VR. Connect this pin to VIN with one resistor.
Chip Enable (Active High).
Bootstrap Flying Capacitor Connection for GFX VR. This pin powers the high
side MOSFET drivers. Connect this pin to PHASEA with an external ceramic
capacitor.
High Side MOSFET Floating Gate Driver Output for GFX VR. Connect this
pin to the gate of high side MOSFET.
Switching Node Connection for GFX VR. PHASEA is also the zero cross
detect input for GFX VR. Connect this pin to the high side MOSFET sources
together with the low side MOSFET drains and the inductor.
Synchronous-Rectifier Gate Driver Output of GFX VR. Connect this pin to the
gate of low side MOSFET.
5V Power Supply of Driver. Bypass this pin to GND with a 1μF or greater
ceramic capacitor.
Synchronous-Rectifier Gate Driver Output of CORE VR. Connect this pin to
the gate of low side MOSFET.
Switching Node Connection for CORE VR. PHASE is the internal lower
supply rail for the UGATE. PHASE is also the zero cross detect input for
CORE VR. Connect this pin to the high side MOSFET sources together with
the low side MOSFET drains and the inductor.
High Side MOSFET Floating Gate Driver Output for CORE VR. Connect this
pin to the gate of high side MOSFET.
Bootstrap Flying Capacitor Connection for CORE VR. This pin powers the
high side MOSFET drivers. Connect this pin to PHASE with an external
ceramic capacitor.
On-Time Setting of CORE VR. Connect this pin to VIN with one resistor.
Ground. The exposed pad must be soldered to a large PCB and connected to
GND for maximum power dissipation.
40
UGATEA
41
42
43
44
PHASEA
LGATEA
PVCC
LGATE
45
PHASE
46
47
48
49 (Exposed pad)
UGATE
BOOT
TONSET
GND
Copyright
©
2012 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
www.richtek.com
4
DS8167A-00 January 2012
RT8167A
Typical Application Circuit
R1
2.2
V
CC
12
C1
1µF
BOOT
V
CCP
VCC
47
R4
0
Q1
R5
0
PHASE
VCLK
VDIO
ALERT
VRA_READY
VR_READY
VRHOT
45
R12
0
C8
1µF
5V
44
LGATE
43
PVCC
C3
0.1µF
Q2
R13
C7
R
NTC1
4.7k
R14 3.9k
R16
2.4k
R15
4.7k
C9
Optional
R23
10k
Optional
C11
3
R25
71k
R26
10k
R27
100
R24
0
C10
Optional
C4
10µF
Optional
L1
1µH
DCR 7.6m
C26
330µF
/9m
C6
330µF
/9m
V
CORE
RT8167A
TONSET 48
R2
130k
R3
5.1
C2
0.1µF
V
IN
5V to 25V
5V
UGATE 46
R6
130
R7
130
R8
150
R9
10k
R10
10k
R11
75
29
28
27
25
24
23
VCLK
VDIO
ALERT
VRA_READY
VR_READY
VRHOT
VCC
ISEN1P 1
C5
0.068µF
ISEN1N
2
Optional
C25
R17 R18 R19 R20 R21 R22
10k 10k 27k 8.7k 10k 10k
DRPENA
DRPEN
OCSETA
OCSET
SETINIA
SETINI
26
8
21
19
13
14
DRPENA
DRPEN
OCSETA
OCSET
SETINIA
SETINI
IMONFB
FB
7
4
Optional
C12
CORE VCC_ SENSE
COMP
V
CORE
CORE VSS_SENSE
R34
100
R28 R29 R30 R31 R32 R33
NC NC 10k 10k NC NC
5
RGND
6
IMON
IMON
C13
0.1µF
R35
620k
R36
39k
VCC
TONSETA
37
TMPMAX
ICCMAX
ICCMAXA
OFSA
OFS
GFXPS2
R37 R38 R39 R40 R41 R42
51k 150k 100k NC NC NC
15
16
17
10
9
11
TMPMAX
ICCMAX
ICCMAXA
OFSA
OFS
GFXPS2
R43
R45
0
R44
C14
0.1µF
Q3
C16
10µF
Optional
Q4
R54
C17
R55 11k
C18
0.1µF
R57
1.2k
R56
1k
V
IN
5V to 25
BOTTA
39
UGATEA 40
R46
0
PHASEA
41
R53
0
ISENAP 36
LGATEA 42
C15
0.1µF
L2
2µH
DCR 14.6m
C27
330µF
/15m
V
GFX
R47 R48 R49 R50 R51 R52
0
10k
33k 5.1k 1.6k 0
R
NTCA
1k
C19
330µF
/15m
VCC
R58
12k
R
NTC T1
10k
ß = 3380
R71
750
R59
12k
R
NTCTA
10k
ß = 3380
ISENAN
35
C20
Optional
R72
750
20
18
22
TSENA
TSEN
IBIAS
IMONFBA 30
33
FBA
R60
10k
R61
0
C21
Optional
GFX VCC_SENSE
Optional
C22
Optional
C23
R62
1k
R63
1k
R64
53.6k
COMPA
RGNDA
34
32
31
C24
0.1µF
R69
180k
R70
1.8M
R65
42k
R66
10k
R67
100
IMONA
R68
100
V
GFX
GFX VSS_SENSE
EN
38
EN
IMONA
GND
49 (Exposed Pad)
Figure 1. Dual Output Application Circuit
Copyright
©
2012 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS8167A-00 January 2012
www.richtek.com
5
京公网安备 11010802033920号
EEWORLD
