EEWORLDEEWORLDEEWORLD

Part Number

Search

CPPC4L-A5B6-0.5000MHZTS

Description
CMOS Output Clock Oscillator, 0.5MHz Nom, DIP-8/4
CategoryPassive components    oscillator   
File Size3MB,5 Pages
ManufacturerCardinal Components
Environmental Compliance  
Download Datasheet Parametric View All

CPPC4L-A5B6-0.5000MHZTS Overview

CMOS Output Clock Oscillator, 0.5MHz Nom, DIP-8/4

CPPC4L-A5B6-0.5000MHZTS Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerCardinal Components
Reach Compliance Codecompliant
Other featuresTRI-STATE OUTPUT; TUBE, TAPE AND REEL
maximum descent time4 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
JESD-609 codee3
Manufacturer's serial numberCPP
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency0.5 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeCMOS
Output load30 pF
physical size13.2mm x 13.2mm x 5.6mm
longest rise time4 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn)
CARDINAL
COMPONENTS
CARDINAL
COMPONENTS
Field Programmable Blank Oscillator
instrument within seconds
Can be programmed twice
Standard Package Options
Programmed with the PG-3000, PG-3100 field oscillator programming
Series CPP
Part Numbering Example: CPP C 1 L Z - A5 B6 - XX.XXXX TS
CPP
C
1
L
VOLTAGE
Z
A5
B6
XX.XXXX
TS
SERIES OUTPUT PACKAGE STYLE
CPP C = CMOS 1 = Full Size
T = TTL 4 = Half Size
5 = 3.2X5 Ceramic
7 = 5X7 Ceramic
8 = PLASTIC SMD
8B = PLASTIC SMD
ADDED FEATURES
OPERATING TEMP.
FREQUENCY TRI-STATE
STABILITY
Blank = 0°C +70°C B6 = ±100 ppm 0.500 ~133.000 TS = Tri-State
Blank = 5V Blank = Bulk
MHz
= Tube
A5
= -20°C +70°C BP = ±50 ppm
PD=PowerDwn
L = 3.3 V T
BR =
+25 ppm
Z
= Tape and Reel A7
= -40°C +85°C
R = 2.7 V
Specifications:
Description
Frequency Range:
Programmable to Any Discrete
Frequency
Available Stability Options:
Min
0.5
Typ
Max
133.000
Unit
MHz
-100
-50
-25
4.5
3.0
0
-20
-40
-55
5.0
3.3
100
50
25
5.5
3.6
+70
+70
+85
+125
±5
ppm
ppm
ppm
V
V
°C
°C
°C
°C
Programmable Supply Voltage:
(1–133 MHz)
(1–100 MHz)
Operating Temperature
Range Options:
Storage Temperature:
Aging (PPM/Year)
Ta=25C, Vdd=5/3.3V
Programmable Output Level:
Packaging:
TTL/CMOS
Tape and Reel (1K per Reel)
Tube
Operating Conditions:
Description
Vdd
C
TTL
Supply Voltage
Max Capacitive Load on outputs for TTL levels
4.5V–5.5V Vdd < 40 MH
Z
4.5V–5.5V Vdd > 40–133 MH
Z
Max Capacitive Load on outputs for CMOS levels
4.5V–5.5V Vdd, < 66 MHz
4.5V–5.5V Vdd, >66–133 MHz
3.0V–3.6V Vdd, < 40 MHz
3.0V–3.6V Vdd, >40–100 MHz
Min
3.0
Max
5.5
50
25
50
25
30
15
Unit
V
pF
pF
pF
pF
pF
pF
C
CMOS
Cardinal Components, Inc., 155 Rt. 46 W, Wayne, NJ. 07470 TEL: (973)785-1333 FAX: (973)785-0053
http://www.cardinalxtal.com
E-Mail: sales@cardinalxtal.com
122805-REV. 2.3
Specifications subject to change without notice. Check website for latest updates
.
[OpenCV Getting Started Tutorial 17] OpenCV Remapping & SURF Feature Point Detection Collection
[indent][align=left]In this article, we discussed the knowledge points related to remapping and SURF feature point detection in OpenCV, mainly to understand the remapping-related function remap in Ope...
兰博 Embedded System
[Zangshuge] Practical temperature measurement tutorial
Noise Rejection Tree switching is a method of dividing the scanner's channels into arrays, each with its own primary switch. If the tree switching method is not used, each channel will contribute some...
wzt Test/Measurement
TI DSP -- bootmode
TI supports many ways of booting, including internal RAM (SARAM), flash, sci, spi, etc. But no matter which booting method is used, the following process is followed: file:///C:/.Documents%20and%20Set...
Aguilera DSP and ARM Processors
[C-Wireless Charging Electric Car] Shaanxi Province First Prize_Topic C
[font=微软雅黑, "][size=14px][color=#000000][size=3]Introduction: [/size][size=3]This car can realize the functions of wireless charging and automatic start when power is off, and can drive stably on flat...
sigma Energy Infrastructure?
How to Establish ModelSim Simulation Environment in XILINX FPGA Development
In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1871  587  827  2845  479  38  12  17  58  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号