voltage and overcurrent-protection devices are ideal to
protect systems against positive and negative input volt-
age faults up to ±40V and feature low 100mΩ(typ) R
ON
FETs.
The overvoltage-protector (OVP) feature protects volt-
ages between 6V and 36V, while the undervoltage-protector
(UVP) feature protects voltages between 4.5V and 24V.
The overvoltage-lockout (OVLO) and undervoltage-lockout
(UVLO) thresholds are set using optional external resistors.
The factory-preset internal OVLO threshold is 33V (typ) and
the preset internal UVLO threshold is 19.2V (typ).
The ICs also feature programmable current-limit protec-
tion up to 4.2A. Once current reaches the threshold,
the MAX14571 turns off after the 20.7ms (typ) blanking
time and stays off during the retry period. The MAX14572
latches off after the blanking time, and the MAX14573 limits
the current continuously. In addition, these devices feature
reverse current and thermal-shutdown protection.
The ICs are available in a small 14-pin TSSOP (5mm
x 6.5mm) package and are specified over the extended
-40°C to +85°C temperature range.
● Integrated Protection Increases System Reliability
● Adjustable OVLO and UVLO Thresholds
(±3% Accurate Preset Thresholds)
● Automatic Internal and External Selection
● Programmable Forward Current Limit (Adjustable Up
to 4.2A) with ±15% Accuracy
● Thermal-Shutdown Protection
● 100mΩ (typ) On-Resistance FET
●
Special Features Facilitate Designs for Industrial
Applications
● Wide 4.5V to 36V Operating Input Range
● Reverse-Current Flow Option for Inductive Loads
● Independent Microprocessor Enable Input (EN) and
High-Voltage-Capable Input (HVEN)
Applications
●
●
●
●
Industrial Equipment
Consumer Electronics
Marine Equipment
Battery-Powered Applications
Typical Operating Circuit
V
POWER
C
IN
IN
IN
IN
Ordering Information
appears at end of data sheet.
OUT
OUT
OUT
COUT
V
PULLUP
SYSTEM
INPUT
R3
R1
MAX14571
MAX14572
MAX14573
UVLO
OVLO
SETI
FLAG
EN
RIEN
HVEN
GND
SYSTEM
R4
R2
NOTE:
R1, R2, R3, AND R4 ARE ONLY REQUIRED FOR ADJUSTABLE
OVLO/UVLO; OTHERWISE, CONNECT UVLO/OVLO TO GND.
19-6470; Rev 4; 7/17
MAX14571/MAX14572/
MAX14573
Absolute Maximum Ratings
(All voltages referenced to GND.)
IN,
HVEN
................................................................-40V to +40V
IN to OUT
...............................................................-40V to +40V
OUT
......................................................................-0.3V to +40V
OVLO, UVLO,
FLAG,
EN, RIEN...........................-0.3V
to +6.0V
Current into IN (DC Operating) (Note 1)
.............. ………….4.2A
SETI..........................………….-0.3V
to Min (V
IN
, 1.22V) + 0.3V
Adjustable Overvoltage and Overcurrent
Protectors with High Accuracy
Continuous Power Dissipation (T
A
= +70NC)
TSSOP (derate 25.6mW/NC
above +70NC) ....... ….2051.3mW
Operating Temperature Range
........................... -40NC to +85NC
Junction Temperature ......................................... ………..+150NC
Storage Temperature Range
............................ -65NC to +150NC
Lead Temperature (soldering, 10s)
...................…………+300NC
Soldering Temperature (reflow)
.........................…………+260NC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Note 1:
DC current is also limited by the thermal design of the system.
Package Information
PACKAGE TYPE: 14 TSSOP
Package Code
Outline Number
Land Pattern Number
THERMAL RESISTANCE, FOUR-LAYER BOARD
Junction to Ambient (θ
JA
)
Junction to Case (θ
JC
)
+39°C/W
+3°C/W
U14E+3
21-0108
90-0119
For the latest package outline information and land patterns (footprints), go to
www.maximintegrated.com/packages.
Note that a “+”, “#”,
or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains
to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For
detailed informa¬tion on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
(V
IN
= 4.5V to 36V, T
A
= -40NC to +85NC, unless otherwise noted. Typical values are at V
IN
= 24V, R
SETI
= 12kI, T
A
= +25°C.) (Note 2)
PARAMETER
IN Voltage Range
Shutdown Input Current
Shutdown Output Current
Reverse Input Current
Supply Current
Internal Overvoltage Trip Level
Internal Undervoltage Trip Level
Overvoltage-Lockout Hysteresis
SYMBOL
V
IN
I
SHDN
I
OFF
I
IN_RVS
I
IN
V
OVLO
V
UVLO
V
EN
= 0V, V
HVEN
= 5V
V
OUT
= 0V
V
IN
= -40V, V
OUT
= V
GND
= 0V
V
IN
= 15V, R
ISET
= 12kI
V
IN
rising
V
IN
falling
V
IN
falling
V
IN
rising
% of typical OVLO
17.5
18.2
32
-35
490
33
32
18.5
19.2
3
19.5
20.2
700
34
CONDITIONS
MIN
4.5
TYP
MAX
36
15
2
UNITS
V
FA
FA
FA
FA
V
V
%
www.maximintegrated.com
Maxim Integrated │
2
MAX14571/MAX14572/
MAX14573
Electrical Characteristics (continued)
Adjustable Overvoltage and Overcurrent
Protectors with High Accuracy
(V
IN
= 4.5V to 36V, T
A
= -40NC to +85NC, unless otherwise noted. Typical values are at V
IN
= 24V, R
SETI
= 12kI, T
A
= +25°C.) (Note 2)
PARAMETER
External OVLO Adjustment Range
External OVLO Select Voltage
External OVLO Leakage Current
External UVLO Adjustment Range
External UVLO Select Voltage
External UVLO Leakage Current
BG Reference Voltage
INTERNAL FETs
Internal FET On-Resistance
Current-Limit Adjustment Range
Current-Limit Accuracy
FLAG
Assertion Drop Voltage
Threshold
Reverse Current Blocking Threshold
Reverse Blocking Leakage Current
FLAG
OUTPUT
FLAG
Output Logic-Low Voltage
FLAG
Output Leakage Current
LOGIC INPUT
HVEN
Threshold Voltage
HVEN
Threshold Hysteresis
HVEN
Input Leakage Current
HVEN
Input Reverse Leakage
Current
EN, RIEN Input Logic-High
EN, RIEN Input Logic-Low
EN, RIEN Input Leakage Current
THERMAL PROTECTION
Thermal Shutdown
Thermal-Shutdown Hysteresis
TIMING CHARACTERISTICS (Note 6)
Switch Turn-On Time
Switch Turn-Off Time
t
ON
t
OFF
From OFF to IN, see Table 1. R
LOAD
=
240I, C
OUT
= 470FF
R
LOAD
= 47I
25
3
ms
Fs
T
JC_MAX
T
JC_HYST
Low-to-high temperature
High-to-low temperature
150
30
NC
NC
I
HVEN_LEAK
V
HVEN
= 36V
-45
1.4
0.4
V
EN
= V
RIEN
= 5.0V
-1
+1
V
HVEN_TH
1
2
2
26
-27
40
3.5
V
%
FA
FA
V
V
FA
I
SINK
= 1mA
V
IN
= V
FLAG
= 5V,
FLAG
desasserted
0.4
2
V
FA
V
FA
V
RIB
I
RBL
Increase (V
IN
- V
OUT
) drop until
FLAG
asserts, V
IN
= 24V
V
OUT
- V
IN
V
OUT
- V
IN
> 160mV, current into OUT
40
R
ON
I
LIM
I
LOAD
= 100mA, V
IN
R
8V
(Notes 4, 5)
0.7
-15
560
100
400
160
600
100
160
4.2
+15
mI
A
%
mV
mV
FA
V
OVLOSEL
I
UVLO_LEAK
V
BG
(Note 4)
V
OVLOSEL
I
OVLO_LEAK
V
OVLO
< 1.2V (Note 4)
SYMBOL
(Note 3)
CONDITIONS
MIN
6
0.3
-100
4.5
0.3
-100
1.186
1.210
TYP
MAX
36
0.50
+100
24
0.50
+100
1.234
UNITS
V
V
nA
V
V
nA
V
I
HVEN_RLEAK
V
IN
= V
HVEN
= -36V
V
IH
V
IL
I
RIEN_LEAK
I
EN_LEAK,
www.maximintegrated.com
Maxim Integrated │
3
MAX14571/MAX14572/
MAX14573
Electrical Characteristics (continued)
Adjustable Overvoltage and Overcurrent
Protectors with High Accuracy
(V
IN
= 4.5V to 36V, T
A
= -40NC to +85NC, unless otherwise noted. Typical values are at V
IN
= 24V, R
SETI
= 12kI, T
A
= +25°C.) (Note 2)
PARAMETER
Overvoltage Switch Turn-Off Time
Overcurrent Switch Turn-Off Time
IN Debounce Time
Blanking Time
Autoretry Time
ESD PROTECTION
IN
Human Body Model, IN bypassed
to GND with a 1FF low-ESR ceramic
capacitor
Q15
kV
SYMBOL
t
OFF_OVP
t
OFF_OCP
t
DEB
t
BLANK
t
RETRY
After blanking time from I
OUT
> I
LIM
to
FLAG
clear (deassertion) (Note 7)
CONDITIONS
V
IN
> V
OVLO
to V
OUT
= 80% of V
OVLO
,
R
LOAD
= 47I, R
SETI
= 10kI
I
IN
> I
LIM
, after t
BLANK
, I
LIM
= 1A
V
IN
changes from 0V to greater than
V
UVLO
to V
OUT
= 10% of V
IN
15.0
18.6
540
MIN
TYP
3
3
16.7
20.7
600
18.4
22.8
660
MAX
UNITS
Fs
Fs
ms
ms
ms
Note 2:
All units are 100% production tested at T
A
= +25NC.
Limits over the operating temperature range are guaranteed by design
and characterization; not production tested.
Note 3:
Not production tested, user settable. See overvoltage/undervoltage lockout instructions.
Note 4:
Guaranteed by design; not production tested. UVLO and OVLO are internally clamped to BG reference voltage.
Note 5:
The current limit can be set below 700mA with a decreased accuracy.
Note 6:
All timing is measured using 20% and 80% levels.
Note 7:
The ratio between the autoretry time and blanking time is fixed and equal to 30.
According to Dazhong Daily, starting from next month, Shandong Province will promote the installation and use of vehicle driving recorders that meet national standards in dangerous chemical transport ...
Please tell me why the waveform of the zero line at the input end of the three-phase uncontrolled rectifier to the negative pole of the output voltage looks like this...
For example, the timer array unit contains several channels in each unit, and what is the corresponding relationship between each timer and these channels? Also, does the channel correspond to a speci...
The most significant event in the technology circle during this period is undoubtedly the news that ZTE was banned by the United States. Once the news came out, it shocked the entire Chinese techno...[Details]
Recently, the results of the 2018 German Red Dot Design Award were announced. GoodWe, a company located in Suzhou High-tech Zone, stood out among thousands of outstanding design products from 5...[Details]
"Originally, there are many people who can design very good
chips
, but the market does not give domestic
chips
the opportunity to iterate, and domestic companies cannot give engine...[Details]
1. Test conditions Hardware: STM32L432KC Main frequency: 80MHz Compiler: IAR 8.20.1 Compiler options: High Speed no size constraints CRC generator polynomial: 0x782f 2. Test Method The softwar...[Details]
Using Systick timer to achieve delay 1. SysTick timer characteristics The SysTick timer is a 24-bit down counter, that is, when vlue is decremented to 0, an interrupt is triggered and the load va...[Details]
Because the STM32 HAL library only has millisecond-level delay for HAl_Delay(), in order to achieve accurate microsecond-level delay, Systick has to be modified. However, since it is used internally ...[Details]
introduction STM32 has many registers, which are difficult to remember, so the official packaged two sets of library functions. One is the standard library, but the official has not updated it on F7,...[Details]
From last year to now, competition in the photovoltaic inverter industry has become increasingly fierce. In addition to the introduction of new products, various marketing and promotion methods hav...[Details]
The application of millimeter wave technology in mobile communications also involves a series of technical problems, including the large propagation loss of millimeter waves and the susceptibility ...[Details]
When Amazon quietly launched a product called Elastic Computing Cloud 12 years ago, the Internet industry in China, across the ocean, also ushered in an unprecedented development opportunity. Let's...[Details]
As shown in the figure, the author soldered a STM32F207VET6 board using a TQFP (32-100PIN) 0.55MM to direct plug adapter board. The board leads out the SWD debug interface (only PA13 and PA14 are occ...[Details]
If you do not use an external crystal on the STM32, the connection method of OSC_IN and OSC_OUT If you use the internal RC oscillator instead of an external crystal, please follow the following metho...[Details]
STM32 ADC multi-channel conversion Description: Use ADC to continuously collect 11 analog signals and transfer them to memory through DMA. ADC is configured to scan and continuously convert mode,...[Details]
#include reg52.h //Include the header file. Generally, no modification is required. The header file contains the definition of special function registers. /*-------------...[Details]
Automotive Electronics
京公网安备 11010802033920号
EEWORLD
