EEWORLDEEWORLDEEWORLD

Part Number

Search

UFT7250SM1C

Description
Rectifier Diode, 1 Phase, 2 Element, 35A, 500V V(RRM), Silicon, PACKAGE-3
CategoryDiscrete semiconductor    diode   
File Size232KB,4 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

UFT7250SM1C Overview

Rectifier Diode, 1 Phase, 2 Element, 35A, 500V V(RRM), Silicon, PACKAGE-3

UFT7250SM1C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1792422357
package instructionR-PSFM-G3
Contacts3
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
applicationULTRA FAST RECOVERY
ConfigurationCOMMON CATHODE, 2 ELEMENTS
Diode component materialsSILICON
Diode typeRECTIFIER DIODE
JESD-30 codeR-PSFM-G3
Maximum non-repetitive peak forward current500 A
Number of components2
Phase1
Number of terminals3
Maximum operating temperature175 °C
Minimum operating temperature-55 °C
Maximum output current35 A
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Certification statusNot Qualified
Maximum repetitive peak reverse voltage500 V
Maximum reverse recovery time0.075 µs
surface mountYES
Terminal formGULL WING
Terminal locationSINGLE
Keil5 only successfully added .c files, but failed to add .h files. What should I do?
I need help. When I modified the program, I called a new function, so I added a new file. However, after adding, only the .c file was successfully added, and the .h file could not be added. Moreover, ...
zhuuu Integrated technical exchanges
Altera Reference Design-CORDIC Reference Design
IntroductionThe co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to...
xiaoxin1 FPGA/CPLD
[Xiao Meige SOPC Learning Notes] Altera SOPC Embedded System Design Tutorial
[i=s]This post was last edited by Xinhangxian Paotang on 2017-4-12 11:01[/i] [align=center][color=#000][size=15px][size=5][b]Altera SOPC Embedded System Design Tutorial[/b][b]Chapter 1 Overview[/b][/s...
芯航线跑堂 FPGA/CPLD
EEWORLD University ---- MSP430 instruction system
MSP430 instruction system : https://training.eeworld.com.cn/course/349...
dongcuipin MCU
Design of HDB3 Codec Based on FPGA
1 Encoder Design Since VHDL cannot handle negative levels and can only face the two states of "1" and "0", its output needs to be encoded, as shown in Table 1. The encoding is implemented by encoding ...
led123 FPGA/CPLD
CD4046 locks the power grid 50hz phase-locked loop circuit
I use CD4046 and CD4040 (256 frequency division) to phase lock the grid frequency of 50Hz, but I can't adjust it. I don't know the following frequencies: f0: center frequency = 50Hz*256=12.8kHz? ? 2fc...
yilaozhuang Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 736  2076  2915  783  1587  15  42  59  16  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号