EEWORLDEEWORLDEEWORLD

Part Number

Search

EDI88512LPA17CI

Description
Standard SRAM, 512KX8, 17ns, CMOS, CDIP32, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32
Categorystorage    storage   
File Size1MB,10 Pages
ManufacturerMercury Systems Inc
Download Datasheet Parametric View All

EDI88512LPA17CI Online Shopping

Suppliers Part Number Price MOQ In stock  
EDI88512LPA17CI - - View Buy Now

EDI88512LPA17CI Overview

Standard SRAM, 512KX8, 17ns, CMOS, CDIP32, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32

EDI88512LPA17CI Parametric

Parameter NameAttribute value
MakerMercury Systems Inc
package instructionDIP,
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time17 ns
JESD-30 codeR-CDIP-T32
length40.64 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Maximum seat height3.937 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
EDI88512CA
512Kx8 Monolithic SRAM, SMD 5962-95600
FEATURES

Access Times of 15, 17, 20, 25, 35, 45, 55ns

Data Retention Function (LPA version)

TTL Compatible Inputs and Outputs

Fully Static, No Clocks

Organized as 512Kx8

Commercial, Industrial and Military Temperature Ranges

32 lead JEDEC Approved Evolutionary Pinout
• Ceramic Sidebrazed 600 mil DIP (Package 9)
• Ceramic Sidebrazed 400 mil DIP (Package 326)
• Ceramic 32 pin Flatpack (Package 344)
• Ceramic Thin Flatpack (Package 321)
• Ceramic SOJ (Package 140)

36 lead JEDEC Approved Revolutionary Pinout
• Ceramic Flatpack (Package 316)
• Ceramic SOJ (Package 327)
• Ceramic LCC (Package 502)

Single +5V (±10%) Supply Operation
*This product is subject to change without notice.
The EDI88512CA is a 4 megabit Monolithic CMOS Static RAM.
The 32 pin DIP pinout adheres to the JEDEC evolutionary standard
for the four megabit device. All 32 pin packages are pin for pin
upgrades for the single chip enable 128K x 8, the EDI88128CS.
Pins 1 and 30 become the higher order addresses.
The 36 pin revolutionary pinout also adheres to the JEDEC
standard for the four megabit device. The center pin power and
ground pins help to reduce noise in high performance systems.
The 36 pin pinout also allows the user an upgrade path to the
future 2Mx8.
A Low Power version with Data Retention (EDI88512LPA) is
also available for battery backed applications. Military product is
available compliant to Appendix A of MIL-PRF-38535.
FIGURE 1 – PIN CONFIGURATION
I/O
0-7
A0
-18
WE#
CS#
OE#
PIN DESCRIPTION
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power (+5V ±10%)
Ground
Not Connected
36 PIN
TOP VIEW
A0
A1
A2
A3
A4
CS#
I/O0
I/O1
Vcc
Vss
I/O2
I/O3
WE#
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
36 pin
9
10
Revolutionary
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
A17
A16
A15
OE#
I/O7
I/O6
Vss
Vcc
I/O5
I/O4
A14
A13
A12
A11
A10
NC
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32 PIN
TOP VIEW
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
A17
WE#
A13
A8
A9
A11
OE#
A10
CS#
I/O7
I/O6
I/O5
I/O4
I/O3
V
CC
V
SS
NC
BLOCK DIAGRAM
Memory Array
32 pin
Evolutionary
A
0-18
Address
Buffer
Address
Decoder
I/O
Circuits
I/O
0-7
WE#
CS#
OE#
Microsemi Corporation reserves the right to change products or specifications without notice.
February 2011
Rev. 13
© 2011 Microsemi Corporation. All rights reserved.
1
Microsemi Corporation • (602) 437-1520 • www.whiteedc.com
www.microsemi.com
Report: Beidou RF chip
Report post involving Beidou radio frequency chips....
Elia27 Domestic Chip Exchange
【NUCLEO-F767ZI】The strongest 3ADC alternating sampling + DMA (5.4MSa/s)
[size=3]One channel 3ADC alternate sampling + DMA transfer data speed up to 5.4MSa/s[/size] [size=3]NUCLEO-F767ZI comes with 3 ADCs. When the system clock is 216MHZ, the ADC clock is divided by 4 to a...
ihalin stm32/stm8
usb driver causes blue screen
There is another problem. I wrote a USB driver, which occasionally causes a blue screen problem when plugging and unplugging a cable. . . From the information in the fault log file memory.dmp, the las...
toshbia Embedded System
Out of memory!!!
I use the C5 development board to collect data. After burning the system image file into the 16G SD, only a few GB are occupied, and the rest of the space is unallocated. Now, except for the system, t...
wenchao1991 FPGA/CPLD
The rgmii network port of am335x loses packets in starterware. Please tell me the possible reasons
The am335x and the Marvell switch are connected with the rgmii2 interface, and the evmsk reception and transmission are used as a reference. There is basically less packet loss during unidirectional t...
lulei DSP and ARM Processors
May I ask, for CD4051, from which pin does the output come? I have just started learning in class and I am a bit confused. Let me ask you for help.
May I ask which pin the output of CD4051 is from? I just started learning in class and I am a little confused. I would like to ask you for help. It would be best if you can give a general explanation ...
深圳小花 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 205  2288  1474  14  2384  5  47  30  1  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号