530FB133M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB133M000BGR

530FB133M000BGR: DescriptionLVDS Output Clock Oscillator, 133MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB133M000BGR Overview

LVDS Output Clock Oscillator, 133MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB133M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	133 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Analog signal isolator circuit using optocoupler

YN5048 (TV, VCR and audio) infrared remote control transmitter circuit

Audible exposure meter circuit

Power supply circuit diagram of IBM 5153-002 color display

2～20MHz variable frequency transistor oscillator

Computer motherboard circuit diagram 815 2_10

Xiao Meige and you will learn in depth about FPGA based on the Serial Port Hunter virtual oscilloscope: [color=#000000][size=18.018px] Hello everyone, long time no see. Some time ago, Xiao Meige has been organizing and optimizing data in the company. I am very busy every day, so I haven't been to the fo...; 小梅哥 FPGA/CPLD

Will it have a certain shielding effect if we put a circle without network around the PCB?: I have been thinking recently, if I put a circle of non-network wires around the outside of the PCB, would it have a certain effect in shielding external interference.It's like adding a shield....; l0700830216 PCB Design

DIY 3D Printer: I quit my job and had nothing to do, so I made a few printers... Make a list of what you want to make, buy the materials and make one yourself, DIY is a good helper! Gaga [color=rgb(45, 100, 179)][bac...; waldardo DIY/Open Source Hardware

Button to add image EVC: I added an image to the button, but it is black when I run it on the PDA. I don't know why? m_Button1.SetIcon(IDI_ICON1,IDI_ICON3);...; xtaccount Embedded System

Novice Consulting Getting Started Questions: This is my first time to learn embedded systems. I hope you guys can give me some advice and recommend some classic introductory books and related prerequisite courses. Thank you very much!...; woshi Embedded System

GPIB bus (IEEE488) communication problem: It is said that when you buy a GPIB card, it will come with a .dll and examples of common programming software such as VB, VC, etc. Does anyone have it? Any manufacturer's GPIB card, as long as it com...; cecilecheung Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components