M2S005-FG144YI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > M2S005-FG144YI

Preview

M2S005-FG144YI: DescriptionSmartFusion2 System-on-Chip FPGAs; File Size7MB，156 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet View All

M2S005-FG144YI Overview

SmartFusion2 System-on-Chip FPGAs

Preview

Download Datasheet

View All

Revision 0

SmartFusion2 System-on-Chip FPGAs

Microsemi’s SmartFusion

2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM

Cortex™-M3 processor,

and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most

reliable and highest security programmable logic solution. This next generation SmartFusion2 architecture offers up to 3.6X gate

count implemented with 4-input look-up table (LUT) fabric with carry chains, giving 2X performance, and includes multiple embedded

memory options and math blocks for digital signal processing (DSP). The 166 MHz ARM Cortex-M3 processor is enhanced with an

embedded trace macrocell (ETM), memory protection unit (MPU), 8 Kbyte instruction cache, and additional peripherals including

controller area network (CAN), Gigabit Ethernet, and high speed universal serial bus (USB). High speed serial interfaces include

peripheral component interconnect express (PCIe), 10 Gbps attachment unit interface (XAUI) / XGMII extended sublayer (XGXS) +

native serialization/deserialization (SERDES) communication, while double data rate 2 (DDR2)/DDR3 memory controllers provide

high speed memory interfaces.

SmartFusion2 Family

Reliability

•

Single Event Upset (SEU) Immune

–

Zero FIT FPGA Configuration Cells

•

Single Error Correct Double Error Detect (SECDED)

Protection on the Following:

–

•

Ethernet Buffers

CAN Message Buffers

Cortex-M3

(eSRAMs)

USB Buffers

PCIe Buffer

DDR Memory Controllers with Optional SECDED

Modes

•

Embedded

Scratch

Pad

Memory

–

Enhanced Anti-Tamper Features

Zeroization

Non-Deterministic Random Bit Generator (NRBG)

User Cryptographic Services (AES-256, SHA-256,

Elliptical Curve Cryptographic (ECC) Engine)

User Physically Unclonable Function (PUF) Key

Enrollment and Regeneration

CRI Pass-Through DPA Patent Portfolio License

Hardware Firewalls Protecting

Subsystem (MSS) Memories

Microcontroller

Data Security Features (available on premium devices)

Low Power

Low Static and Dynamic Power

–

•

Flash*Freeze Mode for Fabric

< 1 mW in Flash*Freeze Mode

10 mW in Standby Mode

For the M2S050 Device:

Buffers Implemented with SEU Resistant Latches on the

Following:

–

DDR Bridges (MSS, MDDR, FDDR)

Instruction Cache

MMUART FIFOs

SPI FIFOs

Based on 65 nm Nonvolatile Flash Process

Efficient 4-Input LUTs with Carry Chains for High

Performance and Low Power

Up to 236 Blocks of Dual-Port 18 Kbit SRAM (Large

SRAM) with 400 MHz Synchronous Performance (x18,

x9, x4, x2, x1)

Up to 240 Blocks of Three-Port 1 Kbit SRAM with 2

Read Ports and 1 Write Port (micro SRAM)

High Performance DSP Signal Processing

–

Up to 240 Fast Math Blocks with 18 x 18 Signed

Multiplication, 17 x 17 Unsigned Multiplication and

44-Bit Accumulator

•

NVM Integrity Check at Power-Up and On-Demand

No External Configuration Memory Required—Instant-

On, Retains Configuration When Powered Off

Design Security Features (available on all devices)

–

Intellectual Property (IP) Protection via Unique

Security Features and Use Models New to the PLD

Industry

Encrypted User Key and Bitstream Loading,

Enabling Programming in Less-Trusted Locations

Supply-Chain Assurance Device Certificate

High-Performance FPGA

Security

•

–

October 2012

Recommended Resources

Biogas concentration detection line

Stapler control circuit

YF-28DSP electric hot water bottle circuit household appliance circuit

KA2182/KA2183 (TV) infrared remote control receiving preamplifier circuit

Pulse-pulse train generator circuit

Single-phase full-wave rectifier capacitor filter circuit

DSP Development Guide: DSP Development Guide...; Smithlee89 DSP and ARM Processors

Having trouble with impedance matching? Here’s the secret (Part 1): [p=25, null, left][color=rgb(25, 25, 25)][font="]All my efforts now are just to get closer to you, because you are my 50 ohm point[/font][/color][/p][p=25, null, left][color=rgb(25, 25, 25)][font="]Th...; alan000345 RF/Wirelessly

Questions about socket API: I would like to ask a question about the socket API. I am working on a server-side software. When I use the recv() function, I find a problem. When there is no data, the recv() function will keep wait...; liyz2169 Embedded System

Dual port ram problem: I would like to ask a question, can I use two areas of a dual-port RAM to perform data ping-pong operations?...; hitszjia FPGA/CPLD

In spi communication, when stm32 is the master, how to make mosi high when not sending data.: As the title says. Because under normal circumstances, mosi does not send data at low level. I want to set it to high level. Is there a way to set it?...; spark2013 stm32/stm8

Huawei Analog Circuit Classic Textbook: Huawei Analog Circuit Classic Textbook [[i] This post was last edited by aishuang on 2011-7-16 08:45 [/i]]...; aishuang Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components