M2S010TS-FG144Y datasheet, PDF

Datasheet> All Categories > M2S010TS-FG144Y

Preview

M2S010TS-FG144Y: DescriptionSmartFusion2 System-on-Chip FPGAs; File Size7MB，156 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet View All

M2S010TS-FG144Y Overview

SmartFusion2 System-on-Chip FPGAs

Preview

Download Datasheet

View All

Revision 0

SmartFusion2 System-on-Chip FPGAs

Microsemi’s SmartFusion

2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM

Cortex™-M3 processor,

and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most

reliable and highest security programmable logic solution. This next generation SmartFusion2 architecture offers up to 3.6X gate

count implemented with 4-input look-up table (LUT) fabric with carry chains, giving 2X performance, and includes multiple embedded

memory options and math blocks for digital signal processing (DSP). The 166 MHz ARM Cortex-M3 processor is enhanced with an

embedded trace macrocell (ETM), memory protection unit (MPU), 8 Kbyte instruction cache, and additional peripherals including

controller area network (CAN), Gigabit Ethernet, and high speed universal serial bus (USB). High speed serial interfaces include

peripheral component interconnect express (PCIe), 10 Gbps attachment unit interface (XAUI) / XGMII extended sublayer (XGXS) +

native serialization/deserialization (SERDES) communication, while double data rate 2 (DDR2)/DDR3 memory controllers provide

high speed memory interfaces.

SmartFusion2 Family

Reliability

•

Single Event Upset (SEU) Immune

–

Zero FIT FPGA Configuration Cells

•

Single Error Correct Double Error Detect (SECDED)

Protection on the Following:

–

•

Ethernet Buffers

CAN Message Buffers

Cortex-M3

(eSRAMs)

USB Buffers

PCIe Buffer

DDR Memory Controllers with Optional SECDED

Modes

•

Embedded

Scratch

Pad

Memory

–

Enhanced Anti-Tamper Features

Zeroization

Non-Deterministic Random Bit Generator (NRBG)

User Cryptographic Services (AES-256, SHA-256,

Elliptical Curve Cryptographic (ECC) Engine)

User Physically Unclonable Function (PUF) Key

Enrollment and Regeneration

CRI Pass-Through DPA Patent Portfolio License

Hardware Firewalls Protecting

Subsystem (MSS) Memories

Microcontroller

Data Security Features (available on premium devices)

Low Power

Low Static and Dynamic Power

–

•

Flash*Freeze Mode for Fabric

< 1 mW in Flash*Freeze Mode

10 mW in Standby Mode

For the M2S050 Device:

Buffers Implemented with SEU Resistant Latches on the

Following:

–

DDR Bridges (MSS, MDDR, FDDR)

Instruction Cache

MMUART FIFOs

SPI FIFOs

Based on 65 nm Nonvolatile Flash Process

Efficient 4-Input LUTs with Carry Chains for High

Performance and Low Power

Up to 236 Blocks of Dual-Port 18 Kbit SRAM (Large

SRAM) with 400 MHz Synchronous Performance (x18,

x9, x4, x2, x1)

Up to 240 Blocks of Three-Port 1 Kbit SRAM with 2

Read Ports and 1 Write Port (micro SRAM)

High Performance DSP Signal Processing

–

Up to 240 Fast Math Blocks with 18 x 18 Signed

Multiplication, 17 x 17 Unsigned Multiplication and

44-Bit Accumulator

•

NVM Integrity Check at Power-Up and On-Demand

No External Configuration Memory Required—Instant-

On, Retains Configuration When Powered Off

Design Security Features (available on all devices)

–

Intellectual Property (IP) Protection via Unique

Security Features and Use Models New to the PLD

Industry

Encrypted User Key and Bitstream Loading,

Enabling Programming in Less-Trusted Locations

Supply-Chain Assurance Device Certificate

High-Performance FPGA

Security

•

–

October 2012

Recommended Resources

Portable COMS time reminder

555 Yuanshan brand boiling water controller circuit

Bipolar regulated power supply circuit with output of ±12V

forward converter circuit

Stabilizer tube circuit

875p computer motherboard circuit diagram_079

I want a program to drive the color screen: :hug: :hug:...; tanfeng193 Microcontroller MCU

Audio signal processing, AC-DC conversion in signal acquisition circuits: Audio signal processing, there is an AD536 in the AC-DC conversion of the signal acquisition circuit. I know that it is used to obtain the effective value, but I don't know why it is done this way. Th...; syaoraner Analog electronics

End of post! Academics have become a curse, and I can return if I am bored.: main(){int a=8;int b=0;b=a;b=add(a,b);a=a+b;}int add(int a,int b){int d,c;d=b-a+1;c=a+b;}This is the simplest program, but it runs correctly? Weird, everyone take a look}...; rrang stm32/stm8

【Data Sharing】TI Stellaris M3/M4 Popular Data Collection: Download technical materials of the seminar: - TI M4 seminar materials download: www.deyisupport.com/.../2385.aspx - Download materials of Shenzhen TI M4 seminar on December 28, 2011: http://www.deyis...; gina Microcontroller MCU

BlueNRG: I recently took over the development of a Bluetooth module solution based on BlueNRG-1. I found that no matter how I changed it, it could not support multiple services and multiple characteristic valu...; Rtukou stm32/stm8

Explanation of the abbreviations on TI chips???: I found some TI chips, but many of TI's chips are abbreviated and I can't understand what the model is. Does anyone know how to see the model of TI chips?...; 青云LI TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components