LM4040CIMX-5.0 datasheet, PDF - EEWORLD Datasheet

LM4040CIMX-5.0: Description1-OUTPUT TWO TERM VOLTAGE REFERENCE, 5V, PDSO8, 0.150 INCH, PLASTIC, SOP-8; CategoryPower/power management The power supply circuit; File Size458KB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

LM4040CIMX-5.0 Overview

1-OUTPUT TWO TERM VOLTAGE REFERENCE, 5V, PDSO8, 0.150 INCH, PLASTIC, SOP-8

Parameter Name	Attribute value
Maker	Texas Instruments
package instruction	SOP,
Reach Compliance Code	unknown
ECCN code	EAR99
Analog Integrated Circuits - Other Types	TWO TERMINAL VOLTAGE REFERENCE
JESD-30 code	R-PDSO-G8
Number of functions	1
Output times	1
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output voltage	5.025 V
Minimum output voltage	4.975 V
Nominal output voltage	5 V
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Maximum supply current (Isup)	0.074 mA
surface mount	YES
Maximum voltage temperature coefficient	100 ppm/°C
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal location	DUAL
Fine-tuning/adjustable output	NO

How to design RF signals on PCB boards from the perspective of Huawei base stations?: Some group members often ask how to route RF traces on PCBs, such as whether impedance should be controlled for RF traces on two-layer boards, whether RF signals can be routed on the inner layer, why ...; btty038 RF/Wirelessly

About the current feedback op amp circuit where the amplifier is not affected by the basic gain-bandwidth product: [i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i]Current feedback amplifiers are not limited by the fundamental gain-bandwidth product and suffer very little loss in bandwidth as signa...; lingfengqing5 Electronics Design Contest

"Xiao Meige FPGA Design Ideas and Verification Methods Video Tutorial" is packaged and shared, including a detailed introduction to the content and knowledge points of each lesson: [i=s] This post was last posted by Xiaomeige on 2016-3-20 16:22 Edit[/i] [font=微软雅黑][size=5] Hello everyone, here Xiao Mei Ge will share with you our carefully recorded and edited FPGA learning series...; 小梅哥 FPGA/CPLD

The Pros and Cons of Amplifier Input Protection: Many of today's high-speed op amps have on-chip input protection. In most cases, this protection is transparent to the user. However, in some applications, this protection can be the circuit's Achille...; herosw Analog electronics

How to determine the input status between different processes! Waiting online. Send points and post as soon as the solution is solved!: I have a difficult problem recently. I have been working on it for many days but still can't solve it: 1. How to judge the input status between different processes? (All input status in the system can...; stingxing Embedded System

Let’s talk about it, why is the impedance of many PCB transmission lines 50 ohms?: [size=14px]Why are the impedances of many PCB transmission lines 50 ohms? [/size] I have been doing circuit analysis recently and have seen the characteristic impedance of transmission lines on PCBs a...; 新人不新 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components