EEWORLDEEWORLDEEWORLD

Part Number

Search

530AB1306M00DG

Description
LVPECL Output Clock Oscillator, 1306MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AB1306M00DG Overview

LVPECL Output Clock Oscillator, 1306MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1306M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1306 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I would like to ask you about the software trap
I have read some technical articles about software traps recently, but I have a question. I think once a program runs away, it is very irregular. The running program may not fall into the software tra...
wkgong MCU
Friends who don’t know how to draw PCB are in luck. Here is the Altium Designer 10 video tutorial, which is high-definition and code-free. You will learn it at a glance.
The file is over 500M, so I put it on Baidu Netdisk. Go download it. If you can’t download it, please contact me. I will email it to you. Leave your email address. [url=http://pan.baidu.com/share/link...
gaoyang9992006 Analog electronics
Help post: That friend has the qualifications of a mid- to senior-level engineer
[font=宋体]Help post: Which friend has the qualification of middle and senior engineer? [/font] [font=Times New Roman] [/font] [font=宋体]My friend's company wants to apply for the first-level qualificati...
深圳小姚 Industrial Control Electronics
It is said that the new generation BBB will be downgraded to AM3358, is it true?
It is said that the new generation BBB will be downgraded to AM3358, is it true? Will it be cheaper? Not as good as AM3352....
cl17726 Talking
[Master's Year-end Lecture] Control the last mile: How to prevent performance problems before a major network outage occurs
Keysight Technologies invites technical experts from various fields around the world to communicate online, and there are mysterious gifts for engineers. Interested engineers are welcome to make an ap...
nmg RF/Wirelessly
[Perf-V Review] + Re-understanding of Pengfeng Development Environment
People's growth or learning is often completed in the process of trial and error. My understanding of Pengfeng development environment seems to be verified by it. Due to the dependence on the WINDOW e...
jinglixixi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 643  1498  2809  2731  1088  13  31  57  55  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号