530AB1319M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB1319M00DGR

530AB1319M00DGR: DescriptionLVPECL Output Clock Oscillator, 1319MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1319M00DGR Overview

LVPECL Output Clock Oscillator, 1319MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1319M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1319 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Combustible gas alarm circuit

Thyristor controlled motor timing forward and reverse circuit b

Switching power supply starting circuit diagram using triode

Power failure self-locking switch circuit

monostable circuit

Dual symmetrical regulated power supply composed of RC4194TK and RC4194D

How to implement 1-to-N multi-threaded ISP programming?: Download address: http://cid-5a653ddbd9fe9e8b.skydrive.live.com/self.aspx/.Public/avr-usb-only-one-press-download.rar (Quick download cannot be used, just click on the page to download) This software ...; xiebinbnm Embedded System

Graduation project DS1302 clock DH11 temperature and humidity belt to timing (24 hours) display: The original code is as follows: With Proteus simulation. [b][color=#5E7384]This content is created by EEWORLD forum user [size=3]DPJ_PLC[/size], if you want to reprint or use it for commercial purpos...; DPJ_PLC 51mcu

Urgent: Who has the program for 12864 LCD screen?...; cwp291315342 51mcu

Pin Capacitance in the Datasheet (component pin capacitance): For the convenience of analysis, we first provide a pin capacitance model analysis diagram as shown in the figure . There is a coupling capacitor Ccouple between pin 1 and pin 2.　　Figure 1. Pin capaci...; unknowy FPGA/CPLD

Xilinx LVDS input differential swing: The ZYNQ manual states that the input differential swing of LVDS is 100mV-600mV, and the output differential swing of the SGMII interface of the selected PHY chip is 700mV-1200mV. Can I use this PHY c...; xiaoxiao2211 FPGA/CPLD

I have a question for Tonado. Why can't I open the file in the local file system?: _COMM_PIPE Target Server: tgtsvr.exe vxsim@sjtu-b040a59071 -n OpenFile -V -B wdbpipe -Bt 5 -Br 1 -RC:\Tornado2.2\target\proj -RW -redirectIO Program: void IsSuccess(int fd); void main() { int fd = -1;...; wzy19970701 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components