PC8548EVGHUANJA datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PC8548EVGHUANJA

PC8548EVGHUANJA: DescriptionMicroprocessor, 32-Bit, 133MHz, CMOS, PBGA783, 29 X 29 MM, 2.86 MM HEIGHT, 1 MM PITCH, FLIP CHIP, BGA-783; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，102 Pages; Manufacturere2v technologies

Download Datasheet Parametric View All

PC8548EVGHUANJA Overview

Microprocessor, 32-Bit, 133MHz, CMOS, PBGA783, 29 X 29 MM, 2.86 MM HEIGHT, 1 MM PITCH, FLIP CHIP, BGA-783

PC8548EVGHUANJA Parametric

Parameter Name	Attribute value
Maker	e2v technologies
Parts packaging code	BGA
package instruction	BGA,
Contacts	783
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Other features	ALSO REQUIRES 2.5V OR 3.3V SUPPLY
Address bus width	64
bit size	32
boundary scan	YES
maximum clock frequency	166 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-PBGA-B783
length	29 mm
low power mode	YES
Number of terminals	783
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Maximum seat height	2.86 mm
speed	133 MHz
Maximum supply voltage	1.26 V
Minimum supply voltage	1.14 V
Nominal supply voltage	1.2 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	29 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR

Preview

Download Datasheet

View All

PC8548E

PowerQUICC III Integrated Processor

Datasheet -

Preliminary Specification

Features

•

Embedded e500 Core, Initial Offerings up to 1.2 GHz

– Dual Dispatch Superscalar, 7-stage Pipeline Design with out-of-order Issue and

Execution

– 3065 MIPS at 1333 MHz (Estimated Dhrystone 2.1)

36-bit Physical Addressing

Enhanced Hardware and Software Debug Support

Double-precision Embedded Scalar and Vector Floating-point APUs

Memory Management Unit (MMU)

Integrated L1/L2 Cache

– L1 Cache-32 KB Data and 32 KB Instruction Cache with Line-locking Support

– L2 Cache-512 KB (8-Way Set Associative); 512 KB/256 KB/128 KB/64 KB Can Be Used As SRAM

– L1 and L2 Hardware Coherency

– L2 Configurable As SRAM, Cache and I/O Transactions Can Be Stashed Into L2 Cache Regions

Integrated DDR Memory Controller With Full ECC Support, Supporting:

– 200 MHz Clock Rate (400 MHz Data Rate), 64-bit, 2.5V/2.6V I/O, DDR SDRAM

Integrated Security Engine Supporting DES, 3DES, MD-5, SHA-1/2, AES, RSA, RNG, Kasumi F8/F9 and ARC-4 Encryption

Algorithms

Four On-chip Triple-speed Ethernet Controllers (GMACs) Supporting 10- and 100-Mbps, and 1-Gbps Ethernet/IEEE*802.3

Networks with MII, RMII, GMII, RGMII, RTBI and TBI Physical Interfaces

– TCP/IP Checksum Acceleration

– Advanced QoS Features

General-purpose I/O (GPIO)

Serial RapidIO and PCI Express High-speed Interconnect Interfaces, Supporting

– Single x8 PCI Express, or Single x4 PCI Express and Single 4x Serial RapidIO

On-chip Network (OCeaN) Switch Fabric

Multiple PCI Interface Support

– 64-bit PCI 2.2 Bus Controller (Up to 66 MHz, 3.3V I/O)

– 64-bit PCI-X Bus Controller (Up to 133 MHz, 3.3V I/O), or Flexibility to Configure Two 32-bit PCI Controllers

166 MHz, 32-bit, 3.3V I/O, Local Bus with Memory Controller

Integrated Four-channel DMA Controller

Dual I2C and Dual Universal Asynchronous Receiver/Transmitter (DUAR) Support

Programmable Interrupt Controller (PIC), IEEE 1149.1 JTAG Test Access Port

1.1V Core Voltage with 3.3V and 2.5V I/O, 783-pin HITCE Package

•

Visit our website: www.e2v.com

for the latest version of the datasheet

e2v semiconductors SAS 2007

0831B–HIREL–12/07

PC8548E [Preliminary]

2. Features Overview

The following list provides an overview of the PC8548E feature set:

• High-performance 32-bit Book E–enhanced core that implements the PowerPC

architecture

– 32-Kbyte L1 instruction cache and 32-Kbyte L1 data cache with parity protection. Caches

can be locked entirely or on a per-line basis, with separate locking for instructions and data.

– Signal-processing engine (SPE) APU (auxiliary processing unit). Provides an extensive

instruction set for vector (64-bit) integer and fractional operations. These instructions use

both the upper and lower words of the 64-bit GPRs as they are defined by the SPE APU.

– Double-precision floating-point APU. Provides an instruction set for double-precision (64-bit)

floating-point instructions that use the 64-bit GPRs.

– 36-bit real addressing

– Embedded vector and scalar single-precision floating-point APUs. Provide an instruction set

for single-precision (32-bit) floating-point instructions.

– Memory management unit (MMU). Especially designed for embedded applications. Supports

4-Kbyte–4-Gbyte page sizes.

– Enhanced hardware and software debug support

– Performance monitor facility that is similar to, but separate from, the PC8548E performance

monitor

The e500 defines features that are not implemented on this device. It also generally defines some

features that this device implements more specifically. An understanding of these differences can be

critical to ensure proper operations.

• 512-Kbyte L2 cache/SRAM

– Flexible configuration.

– Full ECC support on 64-bit boundary in both cache and SRAM modes

– Cache mode supports instruction caching, data caching, or both.

– External masters can force data to be allocated into the cache through programmed memory

ranges or special transaction types (stashing).

– 1, 2, or 4 ways can be configured for stashing only.

– Eight-way set-associative cache organization (32-byte cache lines)

– Supports locking entire cache or selected lines. Individual line locks are set and cleared

through Book E instructions or by externally mastered transactions.

– Global locking and flash clearing done through writes to L2 configuration registers

– Instruction and data locks can be flash cleared separately.

– SRAM features include the following:

– I/O devices access SRAM regions by marking transactions as snoopable (global).

– Regions can reside at any aligned location in the memory map.

– Byte-accessible ECC is protected using read-modify-write transaction accesses for smaller-

than-cache-line accesses.

• Address translation and mapping unit (ATMU)

– Eight local access windows define mapping within local 36-bit address space.

– Inbound and outbound ATMUs map to larger external address spaces.

– Three inbound windows plus a configuration window on PCI/PCI-X and PCI Express

0831B–HIREL–12/07

e2v semiconductors SAS 2007

Recommended Resources

Two-stage resistor-capacitor coupling amplifier circuit

Electromagnet control circuit

Temperature control circuit that replaces imported automobile temperature switches

CNC display stabilized power supply circuit diagram b

Intermittent operation control circuit diagram

Wien bridge oscillator and application circuit

Seeking STM8L official library function: Help, does anyone have library functions for the STM8L15x series? Please send them to me, or tell me how to download them from the official website, where to download them, I searched around but could...; WFKNight stm32/stm8

Please help me with the speed measurement of brushless DC motor: I just got started with dsp, and now I want to use the ecap port of dsp2808 to measure the speed of the Hall signal of the brushless DC motor. I set the CEVT4 time to trigger the cap1 interrupt (CAP1P...; w6016415 Microcontroller MCU

Single chip microcomputer light emitting diode lighting experiment: I need help from experts. I have just started learning single-chip microcomputers according to Guo Tianxiang's textbook. The following is an experiment to light up a light emitting diode. The single-c...; soccerman 51mcu

Advantages of static functions: [size=4]Static function[/size] [size=4]Add the keyword static before the return type of the function, and the function is defined as a static function. [/size] [size=4] The definition and declaration ...; Jacktang Microcontroller MCU

PCB Design Technology for LED Switching Power Supply: [if gte mso 9]>Normal07.8 磅02falsefalsefalseMicrosoftInternetExplorer4The physical design of the PCB board is the last stepin the design of switching power supplies . If the design method is not appro...; guoyangyi Power technology

What was your most anticipated Children's Day gift as a child?: Today is Children's Day. As an engineer, what was your most anticipated Children's Day gift when you were a kid? Don't tell me that the gift you most expected was a board. I don't believe it....; eric_wang Talking

Remote controllable power socket based on embedded Web

The rapid development of the Internet has realized high-speed information transmission and resource sharing, greatly facilitating people's lives. Embedded systems are widely used in various electr...[Details]
Autonomous driving technology will revolutionize car usage

Google's driverless technology is not only an eye-catching technology, but also a subversion of the car usage model. Those who have watched anti-terrorism films and TV dramas must have been im...[Details]
Design of vehicle intersection access system based on radio frequency identification technology

0. Introduction In daily life, we often see some special-purpose vehicles. When these vehicles pass through intersections, they often obtain the right of way at intersections by temporarily op...[Details]
Design requirements for remote keyless entry (RKE)

Remote keyless entry (RKE) systems have become popular with users, with more than 80% of new cars in North America and more than 70% in Europe equipped with RKE systems. In addition to the obvious ...[Details]
VXIbus Test Design

introduction In the discharge process of tokamak plasma physics, the study of rupture and sawtooth is of great significance. Rupture and sawtooth exist in most tokamaks. Rupture is a notew...[Details]
Introduction to MPPT Control Based on Digital Signal Controller and DC/DC Converter

introduction Solar cells and LED lighting are typical applications of new energy and energy-saving and efficient technologies. Solar LED lighting uses solar cells to convert solar energy...[Details]
Design of high-efficiency LED road lighting driver

As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
Power management poses challenges

As cellular phones become more advanced, the power consumption of the system during operation and the power consumption during standby are also increasing. Therefore, the power management design of...[Details]
Dynamic power management based on Linux: making embedded devices more energy-efficient

To differentiate their products in a crowded and competitive market, manufacturers of handheld devices often consider battery life and power management as key selling points for cell phones, PDAs, ...[Details]
Altera Launches Latest IP Core Products

July 11, 2012, Beijing - Altera Corporation (NASDAQ: ALTR) today announced the launch of 40-Gbps Ethernet (40GbE) and 100-Gbps Ethernet (100GbE) intellectual property (IP) core products. These core...[Details]
How to use LCD in PIC16F946

From the PIC16F946 datasheet, we know that there are two ways to write values to the LCD for display: 1. Directly write the value to LCDDATA1~LCDDATA23 2. Use disconnect t...[Details]
PIC microcontroller C language programming (1)

Editor's note: In order to help technicians or engineers who have knowledge of PIC microcontroller assembly language quickly master the method of using C language to program PIC microcontrollers, t...[Details]
CAN-bus Application Solution

Overview As a remote network communication control method with advanced technology, high reliability, complete functions and reasonable cost, CAN-bus has been widely used in various automa...[Details]
MediaTek benefits from exponential growth in low-end smartphone sales

On the afternoon of July 10, Beijing time, Taiwan's largest chip designer MediaTek expects its smartphone chip shipments to grow by double digits in the third quarter of this year, and the company is ...[Details]
Experiment of using 51 single chip microcomputer to drive buzzer to sound

In the single-chip microcomputer system, in addition to display devices, sound devices are often used, and the most common sound device is the buzzer. Buzzers are generally used for some low-demand...[Details]

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components