EEWORLDEEWORLDEEWORLD

Part Number

Search

531UA866M000DGR

Description
CMOS/TTL Output Clock Oscillator, 866MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531UA866M000DGR Overview

CMOS/TTL Output Clock Oscillator, 866MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA866M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency866 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Detailed explanation of FPGA digital tube dynamic scanning attachment
Stopwatch function 1. Project background is the same as the previous project. 2. Design goal The development board or module has 8-bit digital tubes. This design needs to use 1 digital tube, namely di...
guyu_1 FPGA/CPLD
The monostable delay circuit is composed of a single op amp connected as a voltage comparator.
The monostable delay circuit is composed of a single operational amplifier connected as a voltage comparator. The circuit is shown in the attached figure. It has the characteristics of simple circuit ...
linda_xia Analog electronics
Help: 8051SFR problem
In 8051, is the only SFR sfr XX = 0x80; // (80H~FFH)? Has anyone seen the following usage? In 8051, SFR can only be sfr XX = 0x08; Can this be changed in Keil? #define XX DBYTE[ 0x08] sfr can sfr func...
kinglong2765 MCU
Why can't the LT3015 power chip carry a 1A load?
Recently I saw a power chip LT3015, which has an adjustable voltage of -1.22V to -29.5V and can carry a 1A load. After I connected it according to the standard circuit in the manual, I adjusted the vo...
tuxiaoli20 Analog electronics
Application of Registered SDRAM in MPC8241 System
Source: Microcontroller and Embedded System ApplicationAuthor: Chen Enke from StarNet Ruijie Communications Co., Ltd. Introduces the working principle and interface chip of Registered SDRAM, as well a...
fighting Embedded System
Instaspinfoc TMS320F28027f
I found that adding FOC to f28027 involves the field of motor control. The program code is a bit complicated and difficult to understand. I am not very proficient in C language. Please tell me the met...
Mavine TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 358  1550  1965  1075  1811  8  32  40  22  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号