530AA1122M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AA1122M00DG

530AA1122M00DG: DescriptionLVPECL Output Clock Oscillator, 1122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1122M00DG Overview

LVPECL Output Clock Oscillator, 1122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1122M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1122 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

PCB layout and routing rules analysis

Symmetrical positive and negative output tracking power supply circuit diagram

Exhaust smoke control circuit

Optocoupler for voltage feedback pulse amplifier

Reactive stepper motor PWM speed regulation circuit

One of the high input and high output integrated regulated power supply circuits

MCU Instructions (III): 2. Data transfer instructions between accumulator A and off-chip RAMMOVX A,@Ri MOVX@Ri,A MOVX A,@DPTR MOVX @DPTR,A illustrate: 1) In 51, the only accumulator that can interact with the external RAM is...; rain MCU

[Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] + use of GPIO port: [i=s]This post was last edited by jinglixixi on 2022-10-3 01:31[/i]Learning about the GPIO port is the best way to master the use of the development board, and analyzing and learning from routines is ...; jinglixixi Domestic Chip Exchange

MAX32630FTHR Design Notes (2): Issues to note when configuring GPIO input mode and output mode: [i=s]This post was last edited by Justice_Gao on 2017-7-3 16:05[/i] Today I will share the GPIO input mode configuration. For the GPIO output mode configuration, please refer to another post [url=http...; Justice_Gao DIY/Open Source Hardware

Leadless wire package: ...; dontium Analogue and Mixed Signal

How to use VS2005 to create a WIN32 smart device project that supports MFC?: I use VS2005 to write a mobile6 program. Looking at the program format in the example, it should be a windows application, because there are functions such as winmain and wndproc in the code, but ther...; pppeng2007 Embedded System

How to build a project of stm32 firmware library 3.5 in mdk450: I am a newbie to STM32, but I am a little confused about this firmware library. I found some methods on the Internet to build projects based on mdk412 porting firmware library version 3.5, but porting...; 海岸韦 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components