531WA979M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WA979M000DGR

531WA979M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 979MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA979M000DGR Overview

CMOS/TTL Output Clock Oscillator, 979MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA979M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	979 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC motor controller

Cold junction compensation thermocouple circuit

CNC triangle wave-square wave generator circuit diagram

Voltage controlled audio oscillator with 0.2% accuracy

Six-way infrared remote control power switch

Logic circuit made of transistors

Embedded Qt-cross-compile FFmpeg and video playback test: If you want to play videos on a Linux board through the Qt interface, one option is to call the FFmpeg library to decode and play the video. This article first cross-compiles the FFmpeg library and tr...; DDZZ669 ARM Technology

See how this wireless high-precision temperature and humidity sensor development board works: A high-precision sensor development board that supports Bluetooth wireless, using the SHT31 temperature and humidity sensor and the nRF51822 Bluetooth moduleThe manufacturer provides hardware producti...; littleshrimp Special Edition for Assessment Centres

How to port Linux functions such as msync and munmap to WinCE: How to port Linux functions such as msync and munmap to WinCE...; yoshiki117 Linux and Android

Vivado Learning 3-Generate BOOT.bin: Continuing from the previous post, Vivado Learning 2 - Custom IP Core - FPGA/CPLD - Electronic Engineering World - Forum [url=https://bbs.eeworld.com.cn/thread-509154-1-1.html]https://bbs.eeworld.com....; suoma FPGA/CPLD

Use wiki to build our own resource library in the forum, direct traffic to eeworld, and move manufacturers' money to the forum: [i=s] This post was last edited by Xin Xin on 2015-11-6 01:26 [/i] [color=#000][font=微软雅黑][size=4] The resources mentioned here are not the kind of data in the download center. [/size][/font][/color][...; 辛昕 Suggestions & Announcements

Beginner's confusion: What is the difference between MPLAB ASM30 and MPLAB C30? Can both compile dspic30F6010A? Is ASM30 for assembly language and C30 for C language?...; 1004618390 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components