EEWORLDEEWORLDEEWORLD

Part Number

Search

DPS256X32CV3-45B

Description
SRAM Module, 256KX32, 45ns, CMOS, CPGA66, 1.090 X 1.090 INCH, 0.400 INCH HEIGHT, VERSA STACK, CERAMIC, PGA-66
Categorystorage    storage   
File Size618KB,7 Pages
ManufacturerB&B Electronics Manufacturing Company
Download Datasheet Parametric View All

DPS256X32CV3-45B Overview

SRAM Module, 256KX32, 45ns, CMOS, CPGA66, 1.090 X 1.090 INCH, 0.400 INCH HEIGHT, VERSA STACK, CERAMIC, PGA-66

DPS256X32CV3-45B Parametric

Parameter NameAttribute value
MakerB&B Electronics Manufacturing Company
Parts packaging codePGA
package instructionPGA,
Contacts66
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time45 ns
Spare memory width16
JESD-30 codeS-CPGA-P66
memory density8388608 bit
Memory IC TypeSRAM MODULE
memory width32
Number of functions1
Number of ports1
Number of terminals66
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize256KX32
Output characteristics3-STATE
ExportableYES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codePGA
Package shapeSQUARE
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height10.16 mm
Minimum standby current2 V
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationPERPENDICULAR
512Kx16/256Kx32, 20 - 45ns, PGA
30A044-03
F
8 Megabit High Speed CMOS SRAM
DPS256X32CV3/DPS256X32BV3
DESCRIPTION:
The DPS256X32CV3/DPS256X32BV3 ‘’VERSA-STACK’’ module is a
revolutionary new high speed memory subsystem using Dense-Pac
Microsystems’ ceramic Stackable Leadless Chip Carriers (SLCC) mounted
on a co-fired ceramic substrate. It offers 8 Megabits of SRAM in a package
envelope of 1.09 x 1.09 x 0.40 inches.
The DPS256X32CV3/DPS256X32BV3 contains eight individual 128K x 8
SRAMs, packaged in their own hermetically sealed SLCCs making the
module suitable for commercial, industrial and military applications.
The DPS256X32BV3 has one active low Chip Enable (CE) and while the
DPS256X32CV3 an active low Chip Enable (CE) and an active high Select
Line (SEL).
By using SLCCs, the ‘’Versa-Stack’’ family of modules offers a higher board
density of memory than available with conventional through-hole, surface
mount, module, or hybrid techniques.
FEATURES:
Organizations Available:
256K x 32, or 512 x 16
Access Times:
20, 25, 30, 35, 45ns
Fully Static Operation
- No clock or refresh required
Low Power Dissipation:
16mW (typ.) Full Standby
1.0W (typ.) Operating (x8)
Single +5V Power Supply,
±10%
Tolerance
TTL Compatible
Common Data Inputs and Outputs
Low Data Retention Current:
80µA typ. (2.0V)
66-Pin PGA ‘’VERSA-STACK’’
Package
FUNCTIONAL BLOCK DIAGRAM
PIN-OUT DIAGRAM
PIN NAMES
A0 - A16
I/O0 - I/O31
CE0 - CE7
SEL0, SEL1
WE
OE
V
DD
V
SS
Address Inputs
Data Input/Output
Low Chip Enables
High Chip Enables
Write Enable
Output Enable
Power (+5V)
Ground
NOTE:
SEL0 and SEL1 applies to DPS256X32CV3 version only, No Connect for the
DPS256X32BV3 version.
30A044-03
REV. F
This document contains information on a product that is currently released
to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the
right to change products or specifications herein without prior notice.
1
ARM MMU Understanding (Based on ARM 920T)
ARM MMU Understanding (Based on ARM 920T) Introduction to MMU In embedded systems, storage systems vary greatly and may include multiple types of storage devices, such as FLASH, SRAM, SDRAM, ROM, etc....
18538579903 Microcontroller MCU
avr cannot be mounted on gcc
Compiling any file will result in an errorThe following is the error message:Build started 7.7.2012 at 15:01:22avr-gcc -I"C:\WinAVR-20100110\avr\include\avr" -I"C:\WinAVR-20100110\mfile" -mmcu=atmega1...
小牛314 Microchip MCU
Question about MSp430ADC12IE
When ADC analog input uses P6.0, the interrupt control register ADC12IE is 0x01. If the input is changed to P6.1, should ADC12IE be changed to 0x02? Why can't the 1602 display show anything after I ch...
caoben Microcontroller MCU
The function of NKCallIntChain() in the interruptthandle() function of s3c2410BSP in wince5.0
In interruptthandle() of s3c2410 that comes with WinCE 5.0, sysIntr = NKCallIntChain((UCHAR)irq); if (sysIntr == SYSINTR_CHAIN || !NKIsSysIntrValid(sysIntr)) { // IRQ wasn't claimed, use static mappin...
243663934 Embedded System
STM32 serial port receiving verification problem
I am using STM32F103RCT6, and I can communicate with serial port 3 with 7 data bits and even parity. I can send data, but I cannot remove the parity bit automatically when receiving. For example, when...
freedom2010 stm32/stm8
ST Motor Kit (P-NUCLEO-IHM002) Review Activity Netizens Sharing Summary
[size=4][font=微软雅黑][color=black]Event details: [url=https://bbs.eeworld.com.cn/thread-643348-1-1.html]Click here to view[/url][/color][/font][/size] [align=left][backcolor=transparent][font=微软雅黑][size...
nmg stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 809  254  479  1788  2305  17  6  10  36  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号