531FA112M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA112M000DGR

531FA112M000DGR: DescriptionLVDS Output Clock Oscillator, 112MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA112M000DGR Overview

LVDS Output Clock Oscillator, 112MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA112M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	112 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

KGCA-15-0-165 thyristor charger circuit

Car audio power supply DC-DC converter circuit

Acquisition of hourly trigger signal for pointer electronic clock

Current expansion buck regulator circuit diagram

Simple two-tone generator circuit diagram

Mechanical switch shaping circuit

MSP430 communication resources IIC communication: [p=30, null, left][color=rgb(34, 34, 34)][font="][size=3]1. IIC description[/size][/font][/color][/p ][p=30, null, left][color=rgb(34, 34, 34)][font="][size=3][img=490,143]http://file2.dzsc.com/data/1...; Aguilera Microcontroller MCU

Design and Analysis of Folded PIFA Antenna for Bluetooth: [p=22, null, left][font=Arial, Helvetica, sans-serif, 宋体][color=#333333] [/color][color=#000000]Bluetooth is a radio technology that supports short-range communication between devices (generally withi...; qwqwqw2088 PCB Design

Is there anyone who wants to learn about TI security MCU?: [i=s]This post was last edited by dontium on 2017-4-5 22:12[/i] I have always been very interested in TI's Hercules MCU, but unfortunately I didn't get a development board. Recently, I suddenly wanted...; dontium Microcontroller MCU

A novice needs help on how much the internal pull-up resistor of 51's io port divides the voltage?: How much voltage is divided by the internal pull-up resistor of the IO port when the high level output is...; cdcdcd 51mcu

Programmable logic devices FPGA/PLD impact future system design: Programmable logic devices are becoming more and more popular, but there are still some vague concepts among engineers. This article introduces the basic concepts of programmable devices, reprogrammab...; lhy FPGA/CPLD

[RVB2601 Creative Application Development] Add serial port volume adjustment to webplayer playback routine: Just modify the cmd_ipc_func function in player_demo to the following: static void cmd_ipc_func(char *wbuf, int wbuf_len, int argc, char **argv) {uint8_t vol_temp;if (argc == 3strcmp(argv[1], "play") ...; anthpo XuanTie RISC-V Activity Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components