531JB63M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531JB63M0000DG

531JB63M0000DG: DescriptionCMOS Output Clock Oscillator, 63MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531JB63M0000DG Overview

CMOS Output Clock Oscillator, 63MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531JB63M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	63 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Interface circuit diagram of driving LED based on PNP logic

Circuit using back electromotive force for speed control

automatic volume controller

Infrared moisture meter preamplifier circuit

Ultra shortwave tuner circuit using integrated circuit TUA1001

Super regenerative receiving component CS902 (used in conjunction with transmitting component CS901)

Please help, the circuit diagram is inside, and the solution is online.: The final effect is: the coaxial cable is connected to the reserved welding port, and the two wires are connected to two untouched conductor pieces, with an area of about 2 square CM/piece. After powe...; marnew Analog electronics

Download the schematic and PCB diagram of the CYCLONE V development board: Hey guys, does anyone have the schematic and PCB diagram of the CLCYNOE V development board? Please send it to me. The official version is being upgraded and cannot be downloaded. Thank you very much...; pondtrin FPGA/CPLD

Easy Power Achievements and Experience: The graphical design theory of EasyPower is very good, allowing people who don't know much about power supplies to quickly design a power supply that meets the requirements. It achieves the goal of op...; iwqtthf Analogue and Mixed Signal

Regarding using a mobile phone while driving, is it possible to set a sensing area within a specified range to detect whether the mobile phone exists within the sensing area?: [i=s]This post was last edited by a bastard in a good egg on 2015-8-24 01:51[/i] [url=http://www.122.cn/xwzx/tjsd/484886.shtml]http://www.122.cn/xwzx/tjsd/484886.shtml[/url]The link above explains the...; 好蛋中的混蛋 Sensor

Question: About SNMP under WinCE: I am using CE.NET 4.2 now. It seems that I cannot use the SNMP API defined in winsnmp.h. At least, it is not reflected in MSDN. In addition, I found that there is such a set of SNMP APIs, including SN...; huangqi412 Embedded System

IRLR024 Output Current: A 100W/200R cement resistor is connected to the J14 load. I checked the power meter and found that the load power is less than 1W. The voltage given by PC6 is 3.3V. The meter shows that there is a cur...; tangwei8802429 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components