530HC1080M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HC1080M00DG

530HC1080M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1080MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HC1080M00DG Overview

CMOS/TTL Output Clock Oscillator, 1080MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HC1080M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1080 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Ultra-low dropout linear voltage regulator circuit

Application circuit of XR1071

Tachometer, single pulse generator, power loss detector, peak detector circuit diagram

High power zero-crossing trigger timing power adjustment circuit

Music calendar using SMC6S37

Simple voltage regulator tube tester circuit

The 5 yuan proofing board is back: I was careless and the vias were not covered with oil, so the appearance is flawed:loveliness:...; cruelfox PCB Design

What do you think of this low power consumption?: The PIC12LF1552 is Microchip's smallest (2×3 mm UDFN package), lowest cost PIC MCU with hardware I2C support. It also includes a 4-channel 10-bit analog-to-digital converter with hardware capacitive v...; wangfuchong Microcontroller MCU

ALTERA FPGA Series Product Catalog: Catalog Terminology........................................ 2 Stratix FPGA Family....................................... .3 HardCopy ASIC Family.................................. 11 Arria FPGA Family....; 心仪 FPGA/CPLD

Help, the resource center cannot upload resources: There is no network speed at all when uploading resources in the resource center. The fastest speed is no more than kB/s. My network condition is good. Has anyone encountered this phenomenon?...; 风羽轩云 Talking

28335 does not run when power is off: [align=left][color=rgb(68, 68, 68)][backcolor=transparent][size=12px][table] [tr][td][color=rgb(68, 68, 68)][backcolor=transparent][font=Tahoma,]I have been working on a project recently and have been...; 天下第三 DSP and ARM Processors

【KW41Z Design Competition】Smart Sensor Summary: [i=s]This post was last edited by lcdi on 2017-7-23 19:49[/i] [align=left][size=4][color=#000000]1) Name: Smart Sensor[/color][/size][/align] [align=left][size=4][color=#000000]2) Functional Descripti...; lcdi NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components