530TA21M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530TA21M0000BGR

530TA21M0000BGR: DescriptionCMOS Output Clock Oscillator, 21MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TA21M0000BGR Overview

CMOS Output Clock Oscillator, 21MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TA21M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	21 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Current limited circuit diagram

Remote control helicopter transmitter circuit diagram

LA4505 audio IC amplifier circuit diagram

TDA2040 power amplifier circuit

One of the high input and high output integrated regulated power supply circuits

4-bit addition circuit using half adder and full adder

VHDL language learning experiment board XILINX95108: [b]Hardware resources:[/b] PLCC84 package, compatible with XC9572, XC95108, XC95144, on-chip resources: density 6000 gates, 128 macro units. 4-bit common cathode dynamic digital tube, 16-bit common an...; dz51fkbw Talking

STM32 data sharing: [url]http://pan.baidu.com/share/link?shareid=2909207653&uk=2165332989[/url] I recently read some information about stm32. This is what I collected and shared with you:):):):):):)...; 568760310 stm32/stm8

SSD made by Baidu: Reprinted from [url]http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402725301&idx=1&sn=1f7f015abfac5869405149ca3369215b&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] [align=left][color=rgb(17, 17, 17)][f...; 白丁 FPGA/CPLD

Power Management of PXA270: I've been studying the power management of pxa270 recently. The BSP I used is BVDMAIN. After entering WINCE, I clicked "Suspend" in the start menu. After executing all the driver's POWEROFF functions,...; zouweihua Embedded System

How to connect 9B96 and FPGA?: I have only been exposed to 8962 for a month, and now I want to realize the interconnection between 9B96 and FPGA. Can you please tell me how to configure it? Use GPIO or EPI? How to connect the circu...; mjqhappy Microcontroller MCU

DIY Laser Engraving Machine (IMMC) - Project Design File Version 0.7 is ready for release - Vote for participating friends - See detailed plan inside: [i=s]This post was last edited by kejoy on 2015-5-11 12:38[/i] [table=98%] [tr][td][font=Segoe UI, Segoe, Segoe WP, Tahoma, Microsoft YaHei, sans-serif][color=#555555]I will temporarily send a group n...; kejoy DIY/Open Source Hardware

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components