EEWORLDEEWORLDEEWORLD

Part Number

Search

PDM41532SA15TTY

Description
Standard SRAM, 128KX8, 15ns, CMOS, PDSO44,
Categorystorage    storage   
File Size369KB,10 Pages
ManufacturerParadigm Technology Inc
Download Datasheet Parametric View All

PDM41532SA15TTY Overview

Standard SRAM, 128KX8, 15ns, CMOS, PDSO44,

PDM41532SA15TTY Parametric

Parameter NameAttribute value
MakerParadigm Technology Inc
package instruction,
Reach Compliance Codeunknown
ECCN code3A991.B.2.B
Maximum access time15 ns
JESD-30 codeR-PDSO-G44
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of ports1
Number of terminals44
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX8
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal locationDUAL
PRELIMINARY
PDM41532
64K x 16 CMOS
Static RAM
Features
n
Description
The PDM41532 is a high-performance CMOS static
RAM organized as 65,536 x 16 bits. The PDM41532
features low power dissipation using chip enable
(CE) and has an output enable input (OE) for fast
memory access. Byte access is supported by upper
and lower byte controls.
The PDM41532 operates from a single 5.0V power
supply and all inputs and outputs are fully TTL-
compatible. The PDM41532 comes in two versions,
the standard power version PDM41532SA and a low
power version PDM41532LA. The two versions are
functionally the same and only differ in their power
consumption.
The PDM41532 is available in a 44-pin 400 mil plas-
tic SOJ and a 44-pin plastic TSOP (II) package
suitable for high-density surface assembly and is
suitable for use in high-speed applications such as
cache memory and high-speed storage.
1
2
3
4
5
6
7
n
High-speed access times
- Com’l: 10, 12, 15 and 20 ns
- Ind: 12, 15 and 20 ns
Low power operation (typical)
- PDM41532SA
Active: 350 mW
Standby: 50 mW
- PDM41532LA
Active: 300 mW
Standby: 25mW
High-density 64K x 16 architecture
Single +5V (±10%) power supply
Fully static operation
TTL-compatible inputs and outputs
Output buffer controls: OE
Data byte controls: LB, UB
Packages:
Plastic SOJ (400 mil) - SO
Plastic TSOP (II) - T
n
n
n
n
n
n
n
Functional Block Diagram
Row Address
Buffer
Row Decoder
Vcc
Vss
A8-A0
Memory
Cell
Array
256 x 128 x 32
8
9
10
11
I/O15-I/O0
Data
Input/
Output
Buffer
Sense Amp
Column
Decoder
WE
OE
UB
LB
CE
Control
Logic
Clock
Generator
Column
Address
Buffer
12
1
A15-A9
Rev. 1.3 - 4/10/98
Why do my chip coins keep decreasing even though I haven’t bought anything?
:funk: Why do my ChipCoins keep decreasing even though I haven’t bought anything?Does giving someone a reputation reduce the amount of core coins?[[i] This post was last edited by l0700830216 on 2012-...
l0700830216 Suggestions & Announcements
Exploration on the causes of LED dead lights
[color=black]LED not lighting is what people in the industry call dead light phenomenon, and the reasons are nothing more than two situations: First, the leakage current of LED is too large, causing t...
qwqwqw2088 LED Zone
DXP works blockbuster, let you see enough~~~
[i=s]This post was last edited by jwyx on 2016-8-26 18:37[/i] Hello everyone:handshake =================================================================================================================...
jwyx PCB Design
Recommended: NS's latest FPGA power system architecture design tool
I saw on the Internet that NS launched a new FPGA power system design tool, so I tried it out and it felt pretty good: You can experience it: http://www.national.com/analog/webench/fpga_power_architec...
clark FPGA/CPLD
Microbit expansion board, using RJ11 connector, including all information
[table=98%] [tr][td]The schematic diagram uses Cadence SPB 16.6 and the PCB uses PADS9.5 [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]li603672183[/size]. If you n...
li603672183 MicroPython Open Source section
Confusion about FPGA learning? ? ! !
Hello everyone, I am a student at school. I have been learning FPGA for about 3 months. From reading VHDL and Verilog to reading some codes or writing some small codes by myself to debugging a storage...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1983  1824  1334  2245  1157  40  37  27  46  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号