CDCLVC1103PW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> CDCLVC1103PW

CDCLVC1103PW: DescriptionLow Jitter, 1:3 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85; Categorylogic logic; File Size948KB，23 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance; Related ProductsFound1parts with similar functions to CDCLVC1103PW

Stay tuned Parametric Compare

CDCLVC1103PW Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CDCLVC1103PW	-	-	View	Buy Now

CDCLVC1103PW Overview

Low Jitter, 1:3 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85

CDCLVC1103PW Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	TSSOP
package instruction	TSSOP-8
Contacts	8
Reach Compliance Code	compliant
Factory Lead Time	1 week
Is Samacsys	N
series	CDC
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	3 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER
MaximumI(ol)	0.012 A
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	1
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	2 ns
propagation delay (tpd)	2.6 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm
minfmax	250 MHz
Base Number Matches	1

CDCLVC1103PW Related Products

	CDCLVC1103PW	CDCLVC1102PW	CDCLVC1103PWR	CDCLVC1104PW	CDCLVC1106PW	CDCLVC1108PW	CDCLVC1108PWR	CDCLVC1110PW	CDCLVC1112PW	CDCLVC1112PWR
Description	Low Jitter, 1:3 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85	Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85	Low Jitter, 1:3 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85	Clock Fanout Buffer 4-OUT 1-IN 1:4 8-Pin TSSOP Tube	Low Jitter, 1:6 LVCMOS Fan-out Clock Buffer 14-TSSOP -40 to 85	Low Jitter, 1:8 LVCMOS Fan-out Clock Buffer 16-TSSOP -40 to 85	Low Jitter, 1:8 LVCMOS Fan-out Clock Buffer 16-TSSOP -40 to 85	Low Jitter, 1:10 LVCMOS Fan-out Clock Buffer 20-TSSOP -40 to 85	Low Jitter, 1:12 LVCMOS Fan-out Clock Buffer 24-TSSOP -40 to 85	Low Jitter, 1:12 LVCMOS Fan-out Clock Buffer 24-TSSOP -40 to 85
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Lead free	Lead free	Lead free	-	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	-	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-	-	-	-	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	TSSOP	TSSOP	TSSOP	-	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
package instruction	TSSOP-8	TSSOP, TSSOP8,.25	TSSOP-8	-	TSSOP, TSSOP14,.25	TSSOP, TSSOP16,.25	TSSOP, TSSOP16,.25	TSSOP-20	TSSOP-24	TSSOP-24
Contacts	8	8	8	-	14	16	16	20	24	24
Reach Compliance Code	compliant	compli	compliant	-	compliant	compliant	compliant	compliant	compliant	compliant
Factory Lead Time	1 week	1 week	6 weeks	-	6 weeks	-	-	6 weeks	6 weeks	6 weeks
Is Samacsys	N	-	N	-	N	N	N	N	N	N
series	CDC	CDC	CDC	-	CDC	CDC	CDC	CDC	CDC	CDC
Input adjustment	STANDARD	STANDARD	STANDARD	-	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD
JESD-30 code	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	-	R-PDSO-G14	R-PDSO-G16	R-PDSO-G16	R-PDSO-G20	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e4	e4	e4	-	e4	e4	e4	e4	e4	e4
length	3 mm	3 mm	3 mm	-	5 mm	5 mm	5 mm	6.5 mm	7.8 mm	7.8 mm
Logic integrated circuit type	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	-	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER	LOW SKEW CLOCK DRIVER
MaximumI(ol)	0.012 A	0.012 A	0.012 A	-	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A
Humidity sensitivity level	1	1	1	-	1	1	1	1	1	1
Number of functions	1	1	1	-	1	1	1	1	1	1
Number of terminals	8	8	8	-	14	16	16	20	24	24
Actual output times	1	1	1	-	1	1	1	1	1	1
Maximum operating temperature	85 °C	85 °C	85 °C	-	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	-	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Encapsulate equivalent code	TSSOP8,.25	TSSOP8,.25	TSSOP8,.25	-	TSSOP14,.25	TSSOP16,.25	TSSOP16,.25	TSSOP20,.25	TSSOP24,.25	TSSOP24,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE	TUBE	TR	-	TUBE	TUBE	TR	TUBE	TUBE	TR
Peak Reflow Temperature (Celsius)	260	260	260	-	260	260	260	260	260	260
power supply	3.3 V	3.3 V	3.3 V	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	2 ns	-	2 ns	-	2 ns	2 ns	2 ns	2 ns	2 ns	2 ns
propagation delay (tpd)	2.6 ns	2.6 ns	2.6 ns	-	2.6 ns	2.6 ns	2.6 ns	2.6 ns	2.6 ns	2.6 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns	0.05 ns	0.05 ns	-	0.05 ns	0.05 ns	0.05 ns	0.05 ns	0.05 ns	0.05 ns
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	-	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	-	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	-	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	-	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	-	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	-	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	-	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	4.4 mm	4.4 mm	-	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm	4.4 mm
minfmax	250 MHz	180 MHz	250 MHz	-	250 MHz	250 MHz	250 MHz	250 MHz	250 MHz	250 MHz
Base Number Matches	1	-	1	-	1	1	1	1	1	1
ECCN code	-	EAR99	EAR99	-	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99

Recommended Resources

Make a flashing light with the old KD-9300

MAX619 typical application circuit diagram

CNC machine tool movement direction identification circuit

Electric heating temperature automatic control circuit

Boost converter circuit diagram using MAX641

Simplified main topology circuit of series resonant inverter with resonant pole capacitor buffer

CDCLVC1103PW Similar Products

Part Number	Manufacturer	Description
CDCLVC1103PWR	Texas Instruments(德州仪器)	Low Jitter, 1:3 LVCMOS Fan-out Clock Buffer 8-TSSOP -40 to 85

AM5708 DSP-side waveform simulation: # AM5708 DSP waveform simulation ** Table of Contents ** [TOCM] [TOC] ## 1. Simulation project creation Open CCS and create a new project:Then write the waveform generation file in the main.c file.```...; bqgup Creative Market

430ADC12 error is too large! !: My 430ADC12 can only read accurately when the data is just downloaded. When I turn it on for the second time to read it, the error is very large. 2.6v is read as 3v. Which master knows the reason?...; WEINILUO Microcontroller MCU

●The first choice for getting started with embedded Linux, practical project experience!: Do you want to enter the high-paying embedded field, but feel you don't know where to start? Are you moving forward slowly and laboriously while reading books, looking up information, and asking quest...; rcp2003 Linux and Android

Please help! The design of the sound positioning system! It would be better if there is a paper (with pictures attached) Thank you all for your help! I need it urgently!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:09[/i] If you have any, please send them to my email address [email=buqingyu8248178@yahoo.com.cn]buqingyu8248178@yahoo.com.cn[/email] Thank y...; 06990211 Electronics Design Contest

Progress report post on June 4, corrected several issues in the schematic diagram: After checking for ten minutes, I found three errors. It might be because the design was too hasty, so I made some modifications. 1. The P0 port of the microcontroller has no internal pull-up resistor...; 莫恩 DIY/Open Source Hardware

[FPGA Design Tips] The Key to Synchronous Design: The key to synchronous design can be seen from the following two circuits The first figure: the circuit structure of synchronous design:The corresponding VHDL program can be expressed as follows:signa...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components