EEWORLDEEWORLDEEWORLD

Part Number

Search

530MA720M000DGR

Description
LVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MA720M000DGR Overview

LVPECL Output Clock Oscillator, 720MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA720M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency720 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
6. Voltage-divided bias common emitter amplifier circuit
1. Functions of components, purpose of circuits, voltage magnification, phase relationship of input and output signal voltages, AC and DC equivalent circuit diagrams. 2. Analysis of current series neg...
wang27349715 Analog electronics
EVC gets stuck during compilation and runtime
I have been stuck on this problem for a long time and I really can't solve it. I installed wince first, then EVC and SDK, but when I open a project file or create a new file to compile, EVC is stuck t...
祝福 Embedded System
Dear, remember what I said, I'll wait for you!
Dear, remember what I said, I'll wait for you! Dear, do you know? Do you know how much I care about you? Every day, besides going to work, I miss you, I miss you to stay by my side, I miss you to hold...
一山一水 Talking
MSP430F6638 MCU FLL——Frequency Locked Loop
Calculation formula: fDCOCLK ÷[D × (N + 1) ] = fFLLREFCLK ÷ n【Note】:D: FLLD, default is 2N: FLLN, default is 31n: FLLREFDIV, default is 1fFLLREFCLK: FLL reference clock, default is XT1CLK (32768Hz)So ...
火辣西米秀 Microcontroller MCU
Are there any electronic design events that I can participate in next (09.9-10.7)?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:26 [/i] Are there any electronic design competitions I can participate in next? Are there any electronic design competitions from 2009 to Ju...
chenzhua Electronics Design Contest
Output linearization of NTC thermistor temperature sensor
Currently, the sensors of Omega Company in the United States can achieve resistance linearization in a certain temperature measurement range, which is completed through two well-matched thermistors. I...
致知于行 Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1793  2084  562  2402  1507  37  42  12  49  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号