EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC1051M00DG

Description
LVPECL Output Clock Oscillator, 1051MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EC1051M00DG Overview

LVPECL Output Clock Oscillator, 1051MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC1051M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1051 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
EEWORLD University Hall----TI wireless solutions help Industry 4.0_2016 TI Embedded Products Seminar Record
TI wireless solutions help Industry 4.0_2016 TI Embedded Products Seminar Record : https://training.eeworld.com.cn/course/3741This course is a record of the 2016 TI Embedded Products Offline Seminar, ...
soso RF/Wirelessly
s3c6410 decoding problem
I used the UT-6410 development board from Youjian, the Linux kernel version was 2.6.28, and the LCD was 7 inches. I used the MFC test program that comes with Youjian (they do not provide source code) ...
scgyhjy Embedded System
Questions about CC2420 programming
When programming CC2420, how can I write data into CC2420's TXFIFO through the host? Is it enough to just write a function to send data through the host SPI port? :)...
ele-study RF/Wirelessly
What is the reason for parase error at end of input ?
Compiling with arm-linux-gcc-2.95.3, the error testfb.c:74: parse error at end of input appears #include#include#include#include#includeint main(int argc, char *argv []) { int fbfd = 0; struct fb_var_...
wonderglass Embedded System
Working principle of radio frequency induction electronic door lock
Let me introduce the working principle of the radio frequency induction electronic door lock. The circuit diagram of the electronic key is shown in the figure below. It is composed of the coding integ...
Jacktang RF/Wirelessly
Resale of XILINX Zynq ARM+FPGA development board
It's probably like this. I bought it and tried it but never used it again. Contact QQ2152468322...
732e8fb45e Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1770  174  1133  2036  359  36  4  23  41  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号