EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

REG101UA-5

Description
Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85
CategoryPower/power management    The power supply circuit   
File Size793KB,23 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

REG101UA-5 Online Shopping

Suppliers Part Number Price MOQ In stock  
REG101UA-5 - - View Buy Now

REG101UA-5 Overview

Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85

REG101UA-5 Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionSOP, SOP8,.25
Contacts8
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time1 week
AdjustabilityFIXED
Maximum drop-back voltage 10.13 V
Nominal dropback voltage 10.06 V
Maximum absolute input voltage12 V
Maximum input voltage10 V
Minimum input voltage5.06 V
JESD-30 codeR-PDSO-G8
JESD-609 codee4
length4.9 mm
Maximum grid adjustment rate0.135%
Maximum load regulation0.135%
Humidity sensitivity level2
Number of functions1
Output times1
Number of terminals8
Working temperatureTJ-Max85 °C
Operating temperatureTJ-Mi-40 °C
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output current 10.1 A
Maximum output voltage 15.075 V
Minimum output voltage 14.925 V
Nominal output voltage 15 V
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTUBE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.75 mm
surface mountYES
technologyNMOS
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Maximum voltage tolerance2.2%
width3.9 mm

REG101UA-5 Related Products

REG101UA-5 REG101UA-3G4 REG101UA-5G4 REG101UA-AG4
Description Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85 Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85 Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85 Single Output LDO, 100mA, Adj/Fixed (2.5 to 5.5V) Low Noise, Fast Transient Response 8-SOIC -40 to 85
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? conform to conform to conform to conform to
Parts packaging code SOIC SOIC SOIC SOIC
package instruction SOP, SOP8,.25 SOIC-8 SOP, SOP8,.25 SOP, SOP8,.25
Contacts 8 8 8 8
Reach Compliance Code compli compli compli compli
ECCN code EAR99 EAR99 EAR99 EAR99
Adjustability FIXED FIXED FIXED ADJUSTABLE
Maximum drop-back voltage 1 0.13 V 0.13 V 0.13 V 0.13 V
Nominal dropback voltage 1 0.06 V 0.06 V 0.06 V 0.06 V
Maximum input voltage 10 V 10 V 10 V 10 V
Minimum input voltage 5.06 V 3.06 V 5.06 V 1.8 V
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e4 e4 e4 e4
length 4.9 mm 4.9 mm 4.9 mm 4.9 mm
Humidity sensitivity level 2 2 2 2
Number of functions 1 1 1 1
Output times 1 1 1 1
Number of terminals 8 8 8 8
Working temperatureTJ-Max 85 °C 85 °C 85 °C 85 °C
Operating temperatureTJ-Mi -40 °C -40 °C -40 °C -40 °C
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Maximum output current 1 0.1 A 0.1 A 0.1 A 0.1 A
Maximum output voltage 1 5.075 V 3.045 V 5.075 V 5.5 V
Minimum output voltage 1 4.925 V 2.955 V 4.925 V 2.5 V
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP
Encapsulate equivalent code SOP8,.25 SOP8,.25 SOP8,.25 SOP8,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
method of packing TUBE RAIL RAIL TUBE
Peak Reflow Temperature (Celsius) 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Regulator type FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm
surface mount YES YES YES YES
technology NMOS NMOS NMOS NMOS
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.9 mm 3.9 mm 3.9 mm 3.9 mm
Maker Texas Instruments Texas Instruments Texas Instruments -
Maximum absolute input voltage 12 V 12 V 12 V -
Maximum grid adjustment rate 0.135% 0.081% 0.135% -
Maximum load regulation 0.135% 0.081% 0.135% -
Nominal output voltage 1 5 V 3 V 5 V -
Maximum voltage tolerance 2.2% 2.2% 2.2% -
Rail-to-rail op amp advice
[i=s]This post was last edited by benny512 on 2017-4-1 21:07[/i] Dear ALL, I have been looking at the TLV2401 rail-to-rail op amp recently. I would like to ask the following questions: 1. Does rail-to...
benny512 Analog electronics
Sign up now!!! 2014 TI MCU + WCS (Wireless RF) Technology Seminar
[backcolor=rgb(255, 255, 255)][font=微软雅黑][/font][/backcolor] [backcolor=rgb(255, 255, 255)][font=微软雅黑] [/font][/backcolor] [backcolor=rgb(255, 255, 255)][font=微软雅黑] Serial HK and Jiaye Electronics joi...
eric_wang TI Technology Forum
Spatarn6 development board trial report-sunjie
...
sunjie19840522 FPGA/CPLD
How can I find out the maximum output power of a DCDC buck chip from its technical documentation?
[i=s]This post was last edited by dianhang on 2021-3-26 11:38[/i]For example, a typical chip will give its maximum output current, but not its maximum output power. The typical circuit given is 12V in...
dianhang Switching Power Supply Study Group
[Low Power] Altera releases low-power FPGA with 6.375+Gbps transceiver
The 1.5-nm Arria II family is the lowest power 6 Gbps transceiver solution available today. Driven by the need to support mainstream protocol standards such as PCI Express (PCIe) Gen2, SATA III, CPRI-...
cillyfly FPGA/CPLD
Questions about Quartus II
How to modify the assigned pins in Quartus II...
柳暗花明2014 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2579  2538  1296  1498  2307  52  27  31  47  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号