EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN65LVP19DRFT

Description
2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size844KB,17 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Related ProductsFound1parts with similar functions to SN65LVP19DRFT
Stay tuned Parametric Compare

SN65LVP19DRFT Online Shopping

Suppliers Part Number Price MOQ In stock  
SN65LVP19DRFT - - View Buy Now

SN65LVP19DRFT Overview

2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85

SN65LVP19DRFT Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSON
package instructionHVSSON, SOLCC8,.08,20
Contacts8
Reach Compliance Codecompli
ECCN code5A991.B.1
Factory Lead Time1 week
maximum delay0.63 ns
Input propertiesDIFFERENTIAL
Interface integrated circuit typePECL TO LVDS TRANSLATOR
JESD-30 codeS-PDSO-N8
JESD-609 codee4
length2 mm
Humidity sensitivity level1
Number of digits1
Number of functions1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output latch or registerNONE
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeHVSSON
Encapsulate equivalent codeSOLCC8,.08,20
Package shapeSQUARE
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3 V
Certification statusNot Qualified
Maximum seat height0.8 mm
Maximum slew rate36 mA
Maximum supply voltage3.6 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width2 mm

SN65LVP19DRFT Related Products

SN65LVP19DRFT SN65LVDS18DRFT SN65LVDS19DRFT SN65LVP18DRFR SN65LVP18DRFT
Description 2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85 2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85 2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85 2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85 2.5-V/3.3-V Oscillator Gain Stage/Buffer with Enable 8-WSON -40 to 85
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Is it Rohs certified? conform to conform to conform to conform to conform to
Parts packaging code SON SON SON SON SON
package instruction HVSSON, SOLCC8,.08,20 HVSSON, SOLCC8,.08,20 HVSSON, SOLCC8,.08,20 HVSON, SOLCC8,.08,20 HVSSON, SOLCC8,.08,20
Contacts 8 8 8 8 8
Reach Compliance Code compli compli compli compli compli
ECCN code 5A991.B.1 EAR99 EAR99 EAR99 5A991.B.1
maximum delay 0.63 ns 0.63 ns 0.63 ns 0.63 ns 0.63 ns
Interface integrated circuit type PECL TO LVDS TRANSLATOR PECL TO LVDS TRANSLATOR PECL TO LVDS TRANSLATOR PECL TO LVDS TRANSLATOR PECL TO LVDS TRANSLATOR
JESD-30 code S-PDSO-N8 S-PDSO-N8 S-PDSO-N8 S-PDSO-N8 S-PDSO-N8
JESD-609 code e4 e4 e4 e4 e4
length 2 mm 2 mm 2 mm 2 mm 2 mm
Humidity sensitivity level 1 1 1 1 1
Number of digits 1 1 1 1 1
Number of functions 1 1 1 1 1
Number of terminals 8 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Output latch or register NONE NONE NONE NONE NONE
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code HVSSON HVSSON HVSSON HVSON HVSSON
Encapsulate equivalent code SOLCC8,.08,20 SOLCC8,.08,20 SOLCC8,.08,20 SOLCC8,.08,20 SOLCC8,.08,20
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE
Package form SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius) 260 260 260 260 260
power supply 2.5/3.3 V 2.5/3.3 V 2.5/3.3 V 2.5/3.3 V 2.5/3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Maximum supply voltage 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES
technology BICMOS BICMOS BICMOS BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 2 mm 2 mm 2 mm 2 mm 2 mm
Is it lead-free? Lead free Lead free Lead free - Lead free
Maker Texas Instruments - - Texas Instruments Texas Instruments
Factory Lead Time 1 week 1 week - 1 week 6 weeks
Input properties DIFFERENTIAL STANDARD DIFFERENTIAL - STANDARD
Maximum slew rate 36 mA 36 mA 36 mA - 36 mA

SN65LVP19DRFT Similar Products

Part Number Manufacturer Description
SN65LVP19DRFTG4 Texas Instruments(德州仪器) LVDS Interface IC 2.5/3.3-V Oscillator Gain Stage/Buffer
What is suggestion?
A few days ago, I posted a question about the login password of the forum account in the forum. A moderator replied, but the difference in understanding is too big. I posted here not because of the lo...
windirection Suggestions & Announcements
[Low Power] Xilinx 7 Series FPGAs win more than 200 Design-wins
Xilinx , Inc. announced that its 7-series FPGAs have received more than 200 design wins since their launch in March this year . Xilinx  said that the 7-series FPGAs use the industry's lowest power tec...
hangsky FPGA/CPLD
wince touch screen
Dear friends: I want to write a touch screen driver for wince, but I have no idea how to do it. I hope you can give me some suggestions or information! !...
mshop Embedded System
[Repost] Detailed explanation of the basics of impedance matching
Basic Concepts The specific matching relationship between the load impedance and the internal impedance of the signal source during signal transmission. The relationship between the output impedance o...
皇华Ameya360 Integrated technical exchanges
Parallel LCD2402 display
void LCD_GpioInit(void){SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOD);// RS RW EN D0GPIODirModeSet(GPIO_PORTD_BASE , GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4,GPIO_DIR_MODE_OUT);GPIOPadConfigSet(GPIO_...
jinhailu2010 Microcontroller MCU
Wireless power supply full bridge output is abnormal?
I built a wireless power transmission circuit using TL494, IR2110, and IRF3205. I encountered some problems during the debugging process and could not find the clear cause. Please give me some advice....
且行且珍惜666 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1832  2779  1933  1109  2677  37  56  39  23  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号