EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-0053604QXC

Description
Standard SRAM, 512KX8, 20ns, CMOS, CDFP36, BOTTOM BRAZED, SHIELDED, DFP-36
Categorystorage    storage   
File Size122KB,15 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962-0053604QXC Overview

Standard SRAM, 512KX8, 20ns, CMOS, CDFP36, BOTTOM BRAZED, SHIELDED, DFP-36

5962-0053604QXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts36
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time20 ns
JESD-30 codeR-CDFP-F36
JESD-609 codee4
length23.368 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height4.4196 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width12.192 mm
Standard Products
QCOTS
TM
UT9Q512 512K x 8 SRAM
Data Sheet
November 13, 2002
FEATURES
q
20ns maximum (5 volt supply) address access time
q
Asynchronous operation for compatibility with industry-
standard 512K x 8 SRAMs
q
TTL compatible inputs and output levels, three-state
bidirectional data bus
q
Typical radiation performance
- Total dose: 50krads
- >100krads(Si), for any orbit, using Aeroflex UTMC
patented shielded package
- SEL Immune >80 MeV-cm
2
/mg
- LET
TH
(0.25) = >10 MeV-cm
2
/mg
- Saturated Cross Section (cm
2
) per bit, 5.0E-9
-<1E-8 errors/bit-day, Adams to 90% geosynchronous
heavy ion
q
Packaging options:
- 36-lead ceramic flatpack (weight 3.42 grams)
- 36-lead flatpack shielded (weight 10.77 grams)
q
Standard Microcircuit Drawing 5962-00536
- QML T and Q compliant part
INTRODUCTION
The QCOTS
TM
UT9Q512 Quantified Commercial Off-the-
Shelf product is a high-performance CMOS static RAM
organized as 524,288 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (E),
an active LOW Output Enable (G), and three-state drivers.
This device has a power-down feature that reduces power
consumption by more than 90% when deselected
.
Writing to the devicei s accomplished by taking Chip Enable
one (E) input LOW and Write Enable (W) inputs LOW.
Data on the eight I/O pins (DQ
0
through DQ
7
) is then written
into the location specified on the address pins (A
0
through
A
18
). Reading from the device is accomplished by taking
Chip Enable one (E) and Output Enable (G) LOW while
forcing Write Enable (W) HIGH. Under these conditions,
the contents of the memory location specified by the address
pins will appear on the I/O pins.
The eight input/output pins (DQ
0
through DQ
7
) are placed
in a high impedance state when the device is deselected (E)
HIGH), the outputs are disabled ( G HIGH), or during a write
operation (E LOWand W LOW).
Clk. Gen.
A0
A
1
A
2
A
3
A
4
A
5
A
6
A7
A
8
A9
Pre-Charge Circuit
Row Select
Memory Array
1024 Rows
512x8 Columns
I/O Circuit
Column Select
Data
Control
CLK
Gen.
A
10
A11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
DQ
0
- DQ
7
E
W
G
Figure 1. UT9Q512 SRAM Block Diagram
The problem of resistance
Color ring resistor value converter Resistor color ring to resistance value comparison table 4 color ring resistors use 3 color rings to indicate resistance value. The first two rings represent effect...
wujun123 Analog electronics
FPGA implementation algorithm
Have you ever used FPGA to implement image algorithms? It feels so laborious, writing HDL code is so laborious, and the simulation results are not good. How do you do it? What do you think?...
zleiqw FPGA/CPLD
ADA4937
Has anyone used ADA4937? I wonder if I can get an evaluation board from ADI. I want to improve the front-end circuit of AD9286....
lan54160 ADI Reference Circuit
Verilog Problems
I have written a four-bit unsigned adder in Verilog. The simulation of the test signal is fine, but the simulation of the main program cannot be simulated. I don't know if it is a problem with the cal...
fengyiyong FPGA/CPLD
Build your own avr operating system (transferred)
PrefaceSince 2003, the enthusiasm for learning and applying RTOS for microcontrollers has been rising. In 2003, before leaving campus, during the months of SARS, I bought a copy of Shao Beibei's "UCOS...
automation Microchip MCU
Power and ground short circuit problem
Hello everyone,after soldering my PCB, the chip power supply is not connected to +3.3V, and the JTAG port is supplied with 3.3V power, and thenconnected with ST-Linker (just soldered board), but it is...
mj20002008 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2321  259  1676  2194  257  47  6  34  45  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号