EEWORLDEEWORLDEEWORLD

Part Number

Search

DD50S067TBLF

Description
D Subminiature Connector, 50 Contact(s), Female, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size392KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

DD50S067TBLF Overview

D Subminiature Connector, 50 Contact(s), Female, Solder Terminal, LEAD FREE

DD50S067TBLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeD SUBMINIATURE CONNECTOR
Contact to complete cooperationGOLD (16) OVER NICKEL
Contact completed and terminatedMATTE TIN (79) OVER NICKEL
Contact point genderFEMALE
Contact materialCOPPER ALLOY
DIN complianceNO
empty shellNO
Filter functionNO
IEC complianceNO
insulator materialPOLYETHYLENE
JESD-609 codee3
MIL complianceNO
Manufacturer's serial numberD
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceTIN/ZINC CHROMIUM
Shell materialSTEEL
Housing size5/D
Termination typeSOLDER
Total number of contacts50
UL Flammability Code94V-0
PDM: Rev:H
STATUS:
Released
Printed: Dec 28, 2007
.
Hello everyone, does anyone know about the BD1R2K motor driver chip?
As the title says, I disassembled a quadcopter. The words on the motor driver chip on the flight control board are 4824 and BD1R2K. Does anyone know this chip? I can't find it on the Internet. Because...
wudayongnb DIY/Open Source Hardware
40 experiments for beginners of microcontrollers
40 experiments for beginners of microcontrollers...
yang592886266 MCU
Thank you for being there, thank you for being polite!
Thank you for being there, thank you for being polite! The fourth Thursday of November is Thanksgiving! Although it is a foreign holiday, but with a grateful heart, thank you for all the experiences, ...
okhxyyo Talking
FPGA chip design
It can usually be divided into the following five steps. ( 1 ) Conversion: convert multiple design files and merge them into a design library file. ( 2 ) Mapping: map the logic gates in the netlist in...
dzyjc7 FPGA/CPLD
Visual DSP++ 4.5 code compression (Zlib) problem, please share!!!
Visual DSP++ 4.5 version, its own Zlib (BF531 session) can use L1 compression method to complete the compression of relatively small code. But when the source code is relatively large, it cannot compl...
wangzicc Embedded System
Windows CE 5.0 automatic dialing at startup
How can I enable Windows CE 5.0 to automatically dial through my connection (GPRS) when I start it? That is, how can I open my connection? My connection is newly created, and when I open rnaapp.exe in...
HOUZENGZHAO Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 962  2827  1339  1907  2837  20  57  27  39  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号