530RC1230M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RC1230M00DG

530RC1230M00DG: DescriptionLVPECL Output Clock Oscillator, 1230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC1230M00DG Overview

LVPECL Output Clock Oscillator, 1230MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC1230M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1230 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High reliability carrier oscillation circuit for emitter

Capacitor step-down indicator light circuit

Circuit diagram of ultrasonic range finder composed of ultrasonic ranging integrated circuit SB5027 with calendar clock

Indoor sensor cordless phone handset

555 anti-theft alarm telephone circuit with automatic dialing function

Schematic diagram of boost chopper switching regulated power supply

Rapidly evolving battery charger ICs: Lithium-ion batteries are becoming more and more popular due to their high energy density. However, even the most powerful lithium-ion batteries will eventually run out of energy. Only when they are p...; lianshum Power technology

Ask the moderator: How to prevent the startup code from clearing the RAM area in STM32 in IAR: Moderator:When the MCU is reset without losing power to VDD, how can I set it in IAR to prevent the startup code from clearing the RAM area?...; david_yjd stm32/stm8

BeagleBone Black Resurrection: I bought a BeagleBone Black in June last year. It was 288 yuan in a group purchase. Two months ago, it suddenly stopped responding when I was using it. I didn't do anything. When I powered it on again...; 石玉 DSP and ARM Processors

About anydata's SMS receiving and decoding issues: I am using AnyDATA CDMA DTGS800-6025 module to receive text messages. I set AT+UGSM=1 (using the second set of SMS interface) in advance, AT+CMGF=0 (normal coding output format) and AT+CMGR=0 to recei...; 00448011 Embedded System

Did you also have your own Olympic dream at that time and on that day?: Today, I was listening to the traffic radio and found this topic very interesting. It brought me back to a few years ago... When I was in elementary school, the training was very hard. Every day, I ha...; voyage620 Talking

Graduation Project--2007 Electronic Design Competition D (Programmable Filter): [i=s]This post was last edited by paulhyde on 2014-9-15 09:03[/i] [color=red]If anyone has the circuit diagram for this design, could you please send it to me? I would be very grateful!!! [/color] [co...; lly0122 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components