531FA931M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531FA931M000DGR

531FA931M000DGR: DescriptionLVDS Output Clock Oscillator, 931MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA931M000DGR Overview

LVDS Output Clock Oscillator, 931MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA931M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	931 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Remote transmitter circuit diagram

Relay power saving circuit 5a

Electric vehicle motor drive control circuit (1)

Telecode type laser remote control lighting switch

INA102 simplified circuit

AC contactor power-saving silent operation circuit (2)

Is there something wrong with the interrupt in IAR FOR 8051? Why is it not executed?: #include #includeunsigned int t=0; void main() { TCON_bit.TR0=1; TMOD_bit.M00=1; TMOD_bit.M10=0; IE_bit.EA=1; IE_bit.ET0=1; TH0=0xff;//100us TL0= 0x9c; while (1) { if(t==10) { t=0; P0=0X80; P2=0X00; w...; 荖鬼 51mcu

【Play esp8266 together】Yangtze River, Yangtze River, I am the Yellow River: I received the esp8266 version of the micro python board. Thanks to the forum. I feel that the pattern on the back is more like the Great Wall.After powering on, the esp8266 flashes and stops after 15...; suoma MicroPython Open Source section

Connecting a TVS in parallel to the input of the DCDC chip as protection will limit the power input range. Is there any good solution?: For example, the maximum input voltage of the DCDC power chip is 65V, and a TVS tube is connected in parallel at the input end for protection. The maximum clamping voltage of the TVS cannot exceed 65V...; ljjaizxf Analog electronics

The driver debugging assistant version 2.8 cannot be used?: I used the 2.8 version of the driver debugging assistant and DM_ARMV4I_V2.8.exe to debug a driver. I found that after some drivers were loaded, there was no prompt that the loading was successful. In ...; jjww Embedded System

How to use Microsoft's Bluetooth protocol stack module: I am so dizzy. I have been dealing with this problem for a long time. I have been messing around and reading the documents but still can't solve it. ---------------------------------------------------...; thinking8088 Embedded System

I need audio alarm information or principle: Hello everyone, this is my first time logging into the Electronic Engineering World Forum. I urgently need audio alarm information or principles or related information. Is there anyone who can help me...; 1819786115_qiu Download Centre

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components