EEWORLDEEWORLDEEWORLD

Part Number

Search

HDAC7542AACD

Description
D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16,
CategoryAnalog mixed-signal IC    converter   
File Size330KB,9 Pages
ManufacturerSignal Processing Technologies
Download Datasheet Parametric Compare View All

HDAC7542AACD Overview

D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16,

HDAC7542AACD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerSignal Processing Technologies
Reach Compliance Codeunknown
Maximum analog output voltage7 V
Minimum analog output voltage-0.3 V
Converter typeD/A CONVERTER
Enter bit codeBINARY, OFFSET BINARY
Input formatPARALLEL, 4 BITS
JESD-30 codeR-GDIP-T16
JESD-609 codee0
Maximum linear error (EL)0.012%
Number of digits12
Number of functions1
Number of terminals16
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum stabilization time1 µs
Nominal settling time (tstl)0.5 µs
Maximum slew rate2.5 mA
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
This Material Copyrighted By Its Respective Manufacturer

HDAC7542AACD Related Products

HDAC7542AACD HDAC7542AAID/G HDAC7542ABMD HDAC7542AACD/G HDAC7542AAMD/G HDAC7542AAMD HDAC7542ABCD HDAC7542ABID
Description D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16, D/A Converter, 1 Func, Parallel, 4 Bits Input Loading, 0.5us Settling Time, CDIP16,
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Maker Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies Signal Processing Technologies
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
Maximum analog output voltage 7 V 7 V 7 V 7 V 7 V 7 V 7 V 7 V
Minimum analog output voltage -0.3 V -0.3 V -0.3 V -0.3 V -0.3 V -0.3 V -0.3 V -0.3 V
Converter type D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER D/A CONVERTER
Enter bit code BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY BINARY, OFFSET BINARY
Input format PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS PARALLEL, 4 BITS
JESD-30 code R-GDIP-T16 R-GDIP-T16 R-GDIP-T16 R-GDIP-T16 R-GDIP-T16 R-GDIP-T16 R-GDIP-T16 R-GDIP-T16
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0
Maximum linear error (EL) 0.012% 0.012% 0.024% 0.012% 0.012% 0.012% 0.024% 0.024%
Number of digits 12 12 12 12 12 12 12 12
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16 16 16
Maximum operating temperature 70 °C 85 °C 125 °C 70 °C 125 °C 125 °C 70 °C 85 °C
Minimum operating temperature - -25 °C -55 °C - -55 °C -55 °C - -25 °C
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DIP DIP DIP DIP DIP DIP DIP DIP
Encapsulate equivalent code DIP16,.3 DIP16,.3 DIP16,.3 DIP16,.3 DIP16,.3 DIP16,.3 DIP16,.3 DIP16,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum stabilization time 1 µs 1 µs 1 µs 1 µs 1 µs 1 µs 1 µs 1 µs
Nominal settling time (tstl) 0.5 µs 0.5 µs 0.5 µs 0.5 µs 0.5 µs 0.5 µs 0.5 µs 0.5 µs
Maximum slew rate 2.5 mA 2.5 mA 2.5 mA 2.5 mA 2.5 mA 2.5 mA 2.5 mA 2.5 mA
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO NO NO NO NO NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL OTHER MILITARY COMMERCIAL MILITARY MILITARY COMMERCIAL OTHER
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
RC523 antenna debugging
1. Use VNA to measure the series equivalent parameters L, R and C of the antenna; 2. Increase the sweep range to find an intersection; 3. Increase the filter capacitance and move the intersection up. ...
Jacktang Analogue and Mixed Signal
Ethernet Lite MAC (Media Access Controller)
The Ethernet Lite MAC (Media Access Controller) is designed to incorporate the available features described in the IEEE Std. 802.3 Media Independent Interface (MII) specification. The Ethernet Lite MA...
心仪 FPGA/CPLD
How to debug bootrom under PowerPC (VxWorks system) with CodeWarrior+USB-TAP
I have a question for the experts. I now have a CodeWarrior IDE (Windows version) and USB-TAP. I just want to ask: how to use them to debug the bootrom under Freescale' PowerPC-based MPC8270? I am usi...
zxmjiangjun Real-time operating system RTOS
Register description not found in STM32 manual
Today I looked in the STM32 reference manual, but couldn't find the tick clock register. Later I found it online, and I felt a little upset.This article is reproduced from the Internet. If you see the...
ddllxxrr stm32/stm8
ActiveSync cannot connect
I'm using a QQ2440V3 development board. I installed the USB driver according to the instructions. It shows "OK" in DNW, but ActiveSync can't connect to the PC. Does anyone know how to solve this probl...
taoweiwen Embedded System
Method collection: For a better power supply! What good tricks do you have?
What factors should be considered when designing a high-quality, stable power supply ? What details should be paid attention to? What are the design and processing tips? Welcome everyone to chat~ In t...
okhxyyo Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2563  1818  2180  1359  1980  52  37  44  28  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号