EEWORLDEEWORLDEEWORLD

Part Number

Search

531BA536M000DG

Description
LVDS Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531BA536M000DG Overview

LVDS Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA536M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency536 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Is there any expert who can help me explain the code in OSINTCTXSW() in UCOSII ported to ARM7TDMI?
AREA OSINTCTXSW,CODE,READONLY EXPORT OSIntCtxSw() add r7, sp, #16 mrs r1,SPSR orr r1, r1, #0xc0 //Turn off IRQ, FIQ msr CPSR_cxsf, r1 control field in CPSR ( PSR[7:0]) ldr r0,[r7, #52] //Get IRQ'S LR ...
wujieling Real-time operating system RTOS
1
[i=s]This post was last edited by Pinghu Qiuyue on 2015-8-31 11:22[/i] . :loveliness::loveliness::loveliness:...
平湖秋月 Microcontroller MCU
EEWORLD University - Arria 10 FPGA and SoC - Reshaping Mid-End Devices
Arria 10 FPGA and SoC - Reshaping Mid-End Devices : https://training.eeworld.com.cn/course/2108Arria FPGAs and SoCs deliver the best performance and power efficiency in mid-range devices. Using 20 nm ...
chenyy FPGA/CPLD
Simple routines for MPC5604P
Has anyone learned MPC5604? Can you provide relevant routines? Thank you~~ QQ184040939...
xuj911 NXP MCU
DSP2407 application system design
I would like to ask for guidance on the design of EEPROM, LED display, and key input modules of the DSP2407 application system, as well as the protel chip package of DSP2407. . . . . {:1_85:} (Design ...
mumu@ling DSP and ARM Processors
How to use P1SEL2 of msp430g2553? It would be best if you could give an example!
How to use P1SEL2 of msp430g2553? It would be best if you could give an example!...
穿越火线大月 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2629  342  2522  2384  1817  53  7  51  48  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号