EEWORLDEEWORLDEEWORLD

Part Number

Search

530NA649M000DG

Description
LVDS Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530NA649M000DG Overview

LVDS Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA649M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency649 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Some simple instructions of PLC
The PLC is Omron CPM1A-10CDR-A-V1 and the programmer is PRO01. Input SB1 Total stop 00000 SB2 Start 00001 Thermal protection 00002 Output 1KM Main contactor 01000 2KM Angular contactor 01002 3KM Star ...
wdxyx Industrial Control Electronics
Excuse me, is there anyone who has used a dedicated voice chip for microcontrollers?
I am a newbie, I want to ask what voice chips do the experts in the forum use for the microcontroller? The requirements are not high, just be able to say ten numbers from "one" to "ten", as well as "c...
pippin MCU
Show off --- Disassembly diagram of the fan
The main reason is that the mold is well made and has no electronic components....
rain_noise Talking
Once again: Invite enthusiastic netizens to build EEWORLD together
Mainly inspired by the reply of "Michael_Fei", and moved by the support of many friends on the growth of EEWORLD... [url=https://bbs.eeworld.com.cn/thread-76-1-1.html][color=blue]Invite enthusiastic n...
soso Suggestions & Announcements
【Signal Processing】High Dynamic Range Image Signal Processing Based on FPGA
Video image signal processing ( ISP ) has come a long way from the analog era. Today, digital signal processing enables image data processing at the bit level, providing unprecedented control over ima...
dream_byxiaoyu FPGA/CPLD
Summary of protel component packaging
Parts package refers to the appearance and location of solder joints when the actual parts are soldered to the circuit board. It is a pure spatial concept. Therefore, different components can share th...
liuyanliuyan Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1391  2286  838  1625  621  29  47  17  33  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号