EEWORLDEEWORLDEEWORLD

Part Number

Search

531WB436M000DG

Description
CMOS/TTL Output Clock Oscillator, 436MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WB436M000DG Overview

CMOS/TTL Output Clock Oscillator, 436MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB436M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency436 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
A network with 10 routers and 40 terminal nodes cannot send data to the coordinator after a period of networking.
Protocol Stack 2.5 Network structure: 1 coordinator, 10 routers, 40 terminal nodes. After networking, the coordinator broadcasts data to all routers and terminal nodes, and the routers and terminal no...
高兴就好 RF/Wirelessly
Orange pi GPIO output control, start from lighting
After getting this orange pi, I searched on Baidu how to control its GPIO, and I saw these It's very clear, and I can start working on it right away, but where does the 44 come from, and how do I conn...
fish001 DSP and ARM Processors
Questions about FPGA
I was reading the user manual of Cyclone 3 and I saw the term "programme duty cycle" for the PLL phase-locked loop. I don't quite understand what it means. The programmable duty cycle allows PLLs to g...
ahhcj0716 FPGA/CPLD
About the program entry problem
I bought a tq2440 board. Now I have the following questions. If a .bin program with a size smaller than 4KB can be directly loaded by the "Advanced Stone", how should the -ro-base and entry of this bi...
d123123 Embedded System
People who work in software have more hair loss, will people who work in hardware be better?
As I work longer and longer, my wallet gets fatter and my work experience gets richer, but...When did you find out that you were losing hair? According to statistics, there are many factors that cause...
eric_wang Talking
EK-LM4C123GXL download failed via IAR
I need help urgently. I have two boards. The same IAR project configuration EK-LM4C123GXL fails to download through IAR. After a long time, it prompts JTAG, flashloade and other things fail. EK-LM4F12...
stoneyray Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1184  192  1820  306  2670  24  4  37  7  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号