EEWORLDEEWORLDEEWORLD

Part Number

Search

579902B00000G

Description
Heat Sink, 26.4ohm, Clip, Aluminum, Anodized, ROHS COMPLIANT
CategoryThermal management products    Heat resisting bracing   
File Size201KB,1 Pages
ManufacturerAavid Thermalloy
Download Datasheet View All

579902B00000G Overview

Heat Sink, 26.4ohm, Clip, Aluminum, Anodized, ROHS COMPLIANT

DATASHEET 
Board Level Cooling – High Power Extruded 6380 
 
 
BOARD LEVEL COOLING ‐ High Power Extruded 6380 
High Power Extruded 6380 is a board level heat sink designed to cool TO‐218, 
TO‐220, TO‐220‐single gauge, and SIP devices. Representative image only. 
 
 
 
ORDERING INFORMATION
 
Part Number 
6380BG 
 
Device Type 
TO‐218, TO‐220, TO‐220‐single gauge, SIP
 
 
 
 
HEAT SINK DETAILS 
Property 
 Material 
Finish 
Device Attachment Options 
Thermal Interface Material 
Details 
Aluminum 
Black Anodize 
Requires Mounting Kit 
‐ 
Property 
Heat Sink Width (mm) 
Heat Sink Length (mm) 
Heat Sink Height (mm) 
Heat Sink Mounting Direction 
Details 
41.91 
25.4 
25.4 
Vertical 
 
 
MECHANICAL & PERFORMANCE  
Drawing dimensions are shown in mm, (in) 
     
“X” Dim 
15.88 (0.625) 
Part Number 
6380BG 
“A” Dim 
25.4 (1.00) 
“Y” Dim 
2.64 (0.104) 
“Z” Dim 
2.67 (0.105) 
Mounting Details: 
USA: 1.855.322.2843 
EUROPE: 39.051.764002 
ASIA: 86.21.6115.2000 x8122 
 
 
 
 
 
 
 
 
 
 
    Board Level Cooling 
    www.aavid.com 
 
How to design a 15~35HZ passive low-frequency bandpass filter?
My boss only told me that the frequency response range should be 15~35HZ, 3db bandwidth, mainly composed of R\L\C. I would like to ask the elder brothers and sisters to help me with where to start? Ho...
八月雨 Embedded System
How to load ipv6 module in embedded Linux
How to load ipv6 module in embedded Linux? Can ipv6 module be compiled into kernel? If compiled into kernel module, do we only need to load ipv6.ko? How to confirm whether ipv6 is loaded successfully?...
fap520 Linux and Android
High-speed PCB wiring experience sharing
[color=#3e3e3e][size=14px]High-speed PCB wiring experience: [/size][/color] [color=#3e3e3e][size=14px] 1. When connecting more than 3 points, try to let the line pass through each point in turn to fac...
一直在路上吧 PCB Design
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Quartus II/Nios II/DSP Builder/ModelSim_Altera versions download address:
[url=ftp://ftp.altera.com/outgoing/release/]ftp://ftp.altera.com/outgoing/release/[/url]...
wanggq FPGA/CPLD
How was the test today?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:10 [/i] As the title says, how about doing...
ganalog Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1757  1704  84  1968  2193  36  35  2  40  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号