51701-10004415AA datasheet, PDF

51701-10004415AA: DescriptionBoard Connector, 59 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, Locking; CategoryThe connector The connector; File Size238KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51701-10004415AA Overview

Board Connector, 59 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, Locking

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount options	HOLE .086-.098
body width	0.574 inch
subject depth	0.5 inch
body length	5.5 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	TIN LEAD (100) OVER NICKEL (50)
Contact point gender	MALE
Contact material	COPPER ALLOY
Contact resistance	20 mΩ
Contact style	HYBRID
DIN compliance	NO
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	.973 N
Insulation resistance	500000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	51701
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Options	GENERAL PURPOSE
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	59
UL Flammability Code	94V-0
Evacuation force-minimum value	.17792 N

PDM: Rev:N

STATUS:

Released

Printed: Dec 20, 2010

[FPGA Tips] How fast is three-level logic? How to calculate?: wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...; eeleader FPGA/CPLD

Verilog Syntax Summary: 1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...; eeleader FPGA/CPLD

Is everyone busy lately?: No new opinions were expressed....; eeleader Talking about work

[TI's First Low Power Design Contest] FR5969 LaunchPad Resource List: [i=s]This post was last edited by luyongcdpj on 2014-10-18 07:06[/i] Add it to the project and you can check it anytime without having to cut it out to look at the schematic. I feel that this chip has...; luyongcdpj Microcontroller MCU

How to change the library file in the schematic diagram in orcad?: The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...; 凡亿教育 PCB Design

A Brief Analysis of Optimization Problems in Embedded Programming: Due to the constraints of power consumption, cost and volume, the processing power of embedded microprocessors is also far behind that of desktop system processors. Therefore, embedded systems have mo...; 呱呱 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components