D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Low Cost, Dual, High Current Output
Line Driver with Shutdown
ADA4310-1
FEATURES
High speed
−3 dB bandwidth: 190 MHz, G = +5
Slew rate: 820 V/μs, R
LOAD
= 50 Ω
Wide output swing
20.4 V p-p differential, R
LOAD
of 100 Ω from 12 V supply
High output current
Low distortion
−95 dBc typical at 1 MHz, V
OUT
= 2 V p-p, G = +5, R
LOAD
= 50 Ω
−69 dBc typical at 10 MHz, V
OUT
= 2 V p-p, G = +5, R
LOAD
= 50 Ω
Power management and shutdown
Control inputs CMOS level compatible
Shutdown quiescent current 0.65 mA/amplifier
Adjustable low quiescent current: 3.9 mA to 7.6 mA per amp
PIN CONFIGURATIONS
+V
S 1
NC
2
OUT A
3
–IN A
4
+IN A
5
10
9
8
7
6
OUT B
–IN B
+IN B
PD1
06027-001
PD0
NC = NO CONNECT
Figure 1. Thermally Enhanced, 10-Lead MINI_SO_EP
16 OUT A
15 NC
14 +V
S
13 OUT B
NC 1
−IN
A 2
+IN A 3
GND 4
NC = NO CONNECT
12 NC
11
−IN
B
10 +IN B
9 PD1
APPLICATIONS
Home networking line drivers
Twisted pair line drivers
Power line communications
Video line drivers
ARB line drivers
I/Q channel amplifiers
PD0 8
–V
S
7
NC 5
NC 6
Figure 2. Thermally Enhanced, 4 mm × 4 mm 16-Lead LFCSP_VQ
GENERAL DESCRIPTION
The ADA4310-1 is comprised of two high speed, current
feedback operational amplifiers. The high output current, high
bandwidth, and fast slew rate make it an excellent choice for
broadband applications requiring high linearity performance
while driving low impedance loads.
The ADA4310-1 incorporates a power management function
that provides shutdown capabilities and/or the ability to
optimize the amplifiers quiescent current. The CMOS-
compatible, power-down control pins (PD1 and PD0) enable
the ADA4310-1 to operate in four different modes: full power,
medium power, low power, and complete power down. In the
power-down mode, quiescent current drops to only
0.65 mA/amplifier, while the amplifier output goes to a high
impedance state.
The ADA4310-1 is available in a thermally enhanced, 10-lead
MSOP with an exposed paddle for improved thermal conduction
and in a thermally enhanced, 4 mm × 4 mm 16-lead LFCSP.
The ADA4310-1 is rated to work in the extended industrial
temperature range of −40°C to +85°C.
1/2
ADA4310-1
V
MID1
1/2
06027-003
ADA4310-1
1
V
MID
=
V
CC –
V
EE
2
Figure 3. Typical PLC Driver Application
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2006 Analog Devices, Inc. All rights reserved.
06027-002
ADA4310-1
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
Pin Configurations ........................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
Thermal Resistance ...................................................................... 5
ESD Caution.................................................................................. 5
Pin Configurations and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 7
Theory of Operation ...................................................................... 10
Application Information................................................................ 11
Feedback Resistor Selection...................................................... 11
Power Control Modes of Operation ........................................ 11
Exposed Thermal Pad Connections ........................................ 11
Power Line Application ............................................................. 11
Board Layout............................................................................... 12
Power Supply Bypassing ............................................................ 12
Outline Dimensions ....................................................................... 13
Ordering Guide .......................................................................... 13
REVISION HISTORY
10/06—Revision
0: Initial Version
Rev. 0 | Page 2 of 16
ADA4310-1
SPECIFICATIONS
V
S
= 12 V, ±6 V (@ T
A
= 25°C, G = +5, R
L
= 100 Ω, unless otherwise noted).
Table 1.
Parameter
DYNAMIC PERFORMANCE
−3 dB Bandwidth
Test Conditions/Comments
G = +5, V
OUT
= 0.1 V p-p, PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
G = +5, V
OUT
= 2 V p-p, R
LOAD
= 50 Ω, PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
f
C
= 1 MHz, V
OUT
= 2 V p-p, R
LOAD
= 50 Ω
PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
f
C
= 10 MHz, V
OUT
= 2 V p-p, R
LOAD
= 50 Ω
PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
f
C
= 20 MHz, V
OUT
= 2 V p-p, R
LOAD
= 50 Ω
PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
f = 100 kHz
f = 100 kHz
Min
Typ
190
140
100
820
790
750
Max
Unit
MHz
MHz
MHz
V/μs
V/μs
V/μs
Slew Rate
NOISE/DISTORTION PERFORMANCE
Distortion (Worst Harmonic)
−95
−88
−77
−69
−57
−47
−50
−42
−35
2.85
21.8
1
−2
6
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
dBc
nV/√Hz
pA/√Hz
mV
μA
μA
MΩ
MΩ
dB
kΩ
V
P
V
P
V
P
V
P
V p-p
±6
+12
V
V
mA/amp
mA/amp
mA/amp
mA/amp
Input Voltage Noise
Input Current Noise
DC PERFORMANCE
Input Offset Voltage
Input Bias Current
Noninverting Input
Inverting Input
Open-Loop Transimpedance
R
LOAD
= 50 Ω
R
LOAD
= 100 Ω
Common-Mode Rejection
INPUT CHARACTERISTICS
Input Resistance
OUTPUT CHARACTERISTICS
Single-Ended +Swing
Single-Ended −Swing
Single-Ended +Swing
Single-Ended −Swing
Differential Swing
POWER SUPPLY
Operating Range (Dual Supply)
Operating Range (Single Supply)
Supply Current
14
35
−62
500
+5.08
−5.12
+5.14
−5.17
20.4
±2.5
+5
f < 100 kHz
R
LOAD
= 50 Ω
R
LOAD
= 50 Ω
R
LOAD
= 100 Ω
R
LOAD
= 100 Ω
R
LOAD
= 100 Ω
PD1 = 0, PD0 = 0
PD1 = 0, PD0 = 1
PD1 = 1, PD0 = 0
PD1 = 1, PD0 = 1
7.6
5.6
3.9
0.65
Rev. 0 | Page 3 of 16
ADA4310-1
Parameter
POWER DOWN PINS
PD1, PD0 Threshold
PD1, PD0 = 0 Pin Bias Current
PD1, PD0 = 1 Pin Bias Current
Enable/Disable Time
Power Supply Rejection Ratio
Test Conditions/Comments
Referenced to GND
PD1 or PD0 = 0 V
PD1 or PD0 = 3 V
Positive/Negative
Min
Typ
1.5
−0.2
70
0.04/2
−70/−60
Max
Unit
V
μA
μA
μs
dB
Rev. 0 | Page 4 of 16
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
