530WA1225M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530WA1225M00DG

530WA1225M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WA1225M00DG Overview

CMOS/TTL Output Clock Oscillator, 1225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WA1225M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1225 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Simple water level controller circuit (2)

TDA1555Q power amplifier circuit diagram

Simple high voltage power supply (1)

Simple phase detection circuit

Circuit to light up two LEDs at once

Example of adding an overvoltage protection circuit to a regulated power supply

Simple DC voltage doubling circuit: Detailed explanation of the principle of voltage doubler circuitNote: To understand the voltage doubling circuit, we must first consider the charged capacitor as a power source. It can be connected in...; 木犯001号 Power technology

About WINCE5.0 ActiveSync issues: Hi everyone, I am trying to connect to PC via ActiveSync using serial port under CE5.0. At present, when running repllog.exe under CE5.0, COM4 outputs CLIENT string, but ActiveSync on PC cannot detect...; hulei8616 Embedded System

Easy Power Learning Experience: After learning SIMPLE SWITCHER, let me talk about my feelings! SIMPLE SWITCHER is suitable for space-constrained load point design, so it has its unique advantages in a wide range of fields such as in...; 54chenjq Analogue and Mixed Signal

MicroPython makes some objects const: micropython将部分对象变为const，以节约ram。[list] [*][url=https://github.com/micropython/micropython/commit/5b66c7b712daf67814698a87f108db9e2722f5e9]https://github.com/micropython/micropython/commit/5b66c7b712daf...; dcexpert MicroPython Open Source section

Touch screen question: Which parameters of the touch screen driver need to be modified after the display is changed to another size?: 2440 board, wince5 BSP, display changed from 3.5 inch 320*240 to 7" 800*480, display driver has been adjusted to display normally, but touch effect is not good: pen needle is not accurate, easy to sha...; lixiyuan999 Embedded System

Synplify 9.6.2: Nanodisk link Synplify 9.6.2 with crackhttp://d.namipan.com/d/8ba7ebe25ace20d88c57d51b04663256bfb241620fab6c13...; liguofawind FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components