530KB1093M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530KB1093M00DG

530KB1093M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1093MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KB1093M00DG Overview

CMOS/TTL Output Clock Oscillator, 1093MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KB1093M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1093 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Use low operating voltage relays for mains circuits b

Variable DC regulated power supply diagram

Lighting controller composed of digital circuits

Capacitive differential voltage circuit

Typical application circuit without precharge function using MAX1894/MAX1924

5G0401 Voice-activated synchronized flashing and disco drum music circuit

[Zhongke Bluexun AB32VG1 RISC-V board "run into" RTT evaluation] ADC: [i=s]This post was last edited by xiyue521 on 2021-5-16 23:33[/i]First enable adc and then find the device to mount: (rt_adc_device_t)rt_device_find(ADC_DEV_NAME)Then enable adc: rt_adc_enable(adc_dev...; xiyue521 Domestic Chip Exchange

dxp: Generate PCB with fewer lines...; 棋迹277 PCB Design

Talk about the working principle and design of solar LED street lights: Brief Analysis of the Working Principle and Design of Solar LED Street Lights (Photos) Preface: As the world energy crisis intensifies, countries are seeking solutions to the energy crisis. One way is...; 探路者 LED Zone

Wireless charger design: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:03[/i]At present, the charging of portable electronic devices such as mobile phones, MP3 and laptops mainly adopts the traditional char...; 探路者 Mobile and portable

Pin remapping issues: When I was remapping pins, I found two problems:1. Can the pins still be used as GPIO after being remapped?2. Can the pins still be used for other multiplexing functions after being remapped?For examp...; 已注册 stm32/stm8

How to timestamp ZigBee mac layer data: I am a newbie in WSN. I have a set of sensor nodes in my lab. The network has been successfully established and they can run and collect data. But now I need to work on clock synchronization algorithm...; 王滨滨滨滨 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components